A High-speed Verilog HDL Simulation Method using a Lightweight Translator

Post on 19-Feb-2017

158 views 2 download

transcript