+ All Categories
Home > Documents > 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Date post: 21-Jan-2016
Category:
Upload: alan-pitts
View: 219 times
Download: 0 times
Share this document with a friend
Popular Tags:
12
1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07
Transcript
Page 1: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

1

ECL electronics status and plan

Vladimir Zhulanov, Yury Usov BINP, Russia2009.07.07

Page 2: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Barrel electronics

2

16 channels / shaper, FADC, pipeline, DSP on shaper board

12 DSP-shapers / collector

Page 3: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Shaper-DSP

3

The second version is ready and waits to be delivered.

Modifications:

1. ADC redesign2. Tantalum ceramic3. Supply 5 7.5, 12 154. Tail compensation for

FAM

Page 4: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

4

Noise

Some PCB layout problem

Page 5: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Dynamic range

5

Good linearity

Page 6: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

ECL-COLLECTOR

6

SER/DESER

LVDS drivers, SCK, RCK

12 Shaper-DSPs

FPGAwith

embedded CPU

RocketIO

FINESSE

Flash memory 512 MByte

DDR2 memory 512 MByte

DAC

LVDS

TTD

PLL RCKSCK

calib

FAMClock

Ethernet

PC

Page 7: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Endcap electronics

• A faster preAmplifyer and shaper are needed for endcap with pure CsI.

• The new preAmplifyer design has been tested on beam with pure CsI. Noise is ~1000 e.

• The first prototype of the preAmplifyer will be ready in August.

• The Shaper (CAMAC version) with 30 ns shaping time was used in beam test.

• The new shaper design will be ready in Oct. 2009

7

Page 8: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Status & plans

1. The design of Shaper-DSP is ready. The ADC problem must be solved in the second version of the Shaper-DSP.

2. The new FINESSE (with MGT) and ECL_COLLECTOR are needed to verify the whole data path.

3. The schematics of the ECL COLLECTOR is ready.

8

Main goal: start mass production of Shaper-DSP in FY2010

Page 9: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Thank you

9

Page 10: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Waveform fitting

10

tscoefficien dprecompute and , where

,iteration) first at time (trigger time initial where

values. sampled

response, counter

matrix, covariance

signal the of time and pedestal Amplitude,:parameters fitting

11111

1

1

1

1111

1111

1111

11

111

111

,,,1,1,

,

10,

,

3333231

2232221

1131211

,,,

1,

,,1

,

,,,

1,

1

1

11111

0

,0

100

2

,,)(),(

/;

0)(

0)(

0)(

.,

)()()()()(

)(

))((

,,

min)()(,,

tititiitiiti

iiti

iiti

iiti

iitttt

iitttt

iitttt

jitjtjjij

jitjtjjijti

jitjtjjijti

o

iiiii

i

jiij

jijjijii

αttffttff

yp

ABttyB

yA

ybpaBaAa

ybpaBaAa

ybpaBaAa

pfBAfyS

pfBAfySf

pfBAfySf

tABttt

t

ttfBttAfttftAttAftttAf

y

tf

yyyyS

tpA

pttAfySpttAfytpA

Page 11: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

ECL FINESSE

11

Page 12: 1 ECL electronics status and plan Vladimir Zhulanov, Yury Usov BINP, Russia 2009.07.07.

Shaper-ADC and ECL FINESSE

12


Recommended