325 References Chapter References [ABH93] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: MoPL- 3: A New High Level Xputer Programming Language; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL’93, Oxford, UK, September 7-10, 1993. [ABH94] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data- procedural Languages for FPL-based Machines; Proceedings of International Workshop on Field Programmable Logic and Applications, FPL’94, Prague, Czech Republic, September 7-9, 1994. [ACS99] O. Agrawal, H. Chang, B. Sharpe-Geisler, N. Schmitz, B. Nguyen, J. Wong. G. Tran, F. Fontana, B. Harding: An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide- gating Functions; Proceedings of FPGA’99, Monterey, CA, USA, Feb. 21- 23, ACM Press, 1999. [AG94] G. Almasi, A. Gottlieb: Highly Parallel Computing; The Bejamin / Cummings Publishing Company, Redwood City, CA, USA, 1994. [AHR94] A. Ast, R. Hartenstein, H. Reinig, K. Schmidt, M. Weber: A General Purpose Xputer Architecture Derived from DSP and Image Processing; in M.A. Bayoumi (ed.): “VLSI Design Methodologies for Digital Signal Processing Architectures”; Kluwer Academic Publishers, pp. 365-394, 1994. [Alg91a] N.N.: CAL1024; Product Brief, Algotronix Ltd., Edinburgh, Scotland, 1991. [Alg91b] N.N.: CAL1024 Datasheet; Algotronix Ltd., Edinburgh, Scotland, 1991. [All98] G. Allan: DDR SDRAM/SGRAM - An Interpretation of the JEDEC Standard; MOSAID TEchnologies Inc., Ontario, Canada, Sep. 1998. [Alt98] N.N.: Altera 1998 Data Book; Altera Corporation, San Jose, CA, USA, 1998. [And91] G. Andrews: Concurrent Programming; The Benjamin/Cummings Publishing Company, Redwood City, CA, USA, 1991. [AW93] L. Agarwal, M. Wazlowski, et. al.: PRISM-II Compiler and Architecture; Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, FCCM’93, Napa, CA, USA, April, 1993.
Transcript
325
References Chapter
References
[ABH93] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: MoPL-3: A New High Level Xputer Programming Language; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’93, Oxford, UK, September 7-10, 1993.
[ABH94] A. Ast, J. Becker, R. Hartenstein, R. Kress, H. Reinig, K. Schmidt: Data-procedural Languages for FPL-based Machines; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’94, Prague, Czech Republic, September 7-9, 1994.
[ACS99] O. Agrawal, H. Chang, B. Sharpe-Geisler, N. Schmitz, B. Nguyen, J. Wong.G. Tran, F. Fontana, B. Harding: An Innovative, Segmented HighPerformance FPGA Family with Variable-Grain-Architecture and Wide-gating Functions; Proceedings of FPGA’99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
[AG94] G. Almasi, A. Gottlieb: Highly Parallel Computing; The Bejamin /Cummings Publishing Company, Redwood City, CA, USA, 1994.
[AHR94] A. Ast, R. Hartenstein, H. Reinig, K. Schmidt, M. Weber: A General PurposeXputer Architecture Derived from DSP and Image Processing; in M.A.Bayoumi (ed.): “VLSI Design Methodologies for Digital Signal ProcessingArchitectures”; Kluwer Academic Publishers, pp. 365-394, 1994.
[All98] G. Allan: DDR SDRAM/SGRAM - An Interpretation of the JEDECStandard; MOSAID TEchnologies Inc., Ontario, Canada, Sep. 1998.
[Alt98] N.N.: Altera 1998 Data Book; Altera Corporation, San Jose, CA, USA,1998.
[And91] G. Andrews: Concurrent Programming; The Benjamin/CummingsPublishing Company, Redwood City, CA, USA, 1991.
[AW93] L. Agarwal, M. Wazlowski, et. al.: PRISM-II Compiler and Architecture;Proceedings of the IEEE Workshop on FPGAs for Custom ComputingMachines, FCCM’93, Napa, CA, USA, April, 1993.
Chapter References
326
[AWG94] L. Agarwal, M. Wazlowski, S. Ghosh: An Asynchronous Approach toEfficient Execution of Programs on Adaptive Architectures UtilizingFPGAs; Proceedings of the IEEE Workshop on FPGAs for CustomComputing Machines, FCCM’94, Napa, CA, USA, April 11-13, 1994.
[Bau00] M. Baumgart: Java Implementierung eines Hochspracheninterfaces für dasClient-Server basierte XMDS; Diploma Thesis, Department of ComputerScience, University of Kaiserslautern, Germany, March 20, 2000.
[BBK99] D. Borchers, M. Benning, J. Kuri: ’Hätt ich dich heut erwartet ...’ - DasInternet hat Geburtstag - oder nicht?; c’t, issue 21/1999, pp. 128 - 133,Germany, 1999.
[Bec97] J. Becker: A Partitioning Compiler for Computers with Xputer-basedAccelerators; Ph. d. Thesis, Department of Computer Science, University ofKaiserslautern, Germany, 1997.
[Bed98] M. Bednara: A Burst Control Unit to Perform Optimized Access toMultibank DRAMs; Diploma Thesis, Department of Computer Science,University of Kaiserslautern, Germany, 1998.
[BFR92] S. Brown, R. Francis, J. Rose, Z. Vranesic: Field-Programmable GateArrays; Kluwer Academic Publishers, MA, USA, 1992.
[BG00] J. Becker, M. Glesner: IP-based Application Mapping Techniques forDynamically Reconfigurable Hardware Architectures; accepted forpublication in Proceedings of Second International Workshop onEngineering of Reconfigurable Hardware/Software Objects (ENREGLE´00,in conjunction with PDPTA 2000), Las Vegas, USA, June 26-29, 2000.
[BGA00a] J. Becker, M. Glesner, A. Alsolaim, J. Starzyk: Fast CommunicationMechanisms in Coarse-grained Dynamically Reconfigurable ArrayArchitectures; accepted for publication in Proceedings of SecondInternational Workshop on Engineering of Reconfigurable Hardware/Software Objects (ENREGLE´00, in conjunction with PDPTA 2000), LasVegas, USA, June 26-29, 2000.
327
References Chapter
[BGA00b] J. Becker, M. Glesner, A. Alsolaim, J. Starzyk: Architecture and Applicationof a Dynamically Reconfigurable Hardware Array for Future MobileCommunication Systems; Proceedings of IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM’00), Napa, CA, USA,April 17-19, 2000.
[BHH98] J. Becker, R. Hartenstein, M. Herz, U. Nageldinger: Parallelization in Co-Compilation for Configurable Accelerators; Proceedings of Asia and SouthPacific Design Automation Conference, ASP-DAC’98, Yokohama, Japan,Feb. 10-13, 1998.
[BK95] V. Bhaskaran, K. Konstantinides: Image And Video Compression Standards- Algorithms and Architectures; Kluwer International Series in Engineeringand Computer Science, Kluwer Academic Publishers, 1995.
[BK71] P. Budnik, D. Kuck: The Organization and Use of parallel Memories; IEEETransactions on Computers, Dec. 1971.
[BKS98] D. Bhatia, P. Kannan, K. Simha, K. GajjalaPurna: REACT: ReactiveEnvironment for Runtime Reconfiguration; Proceedings of InternationalWorkshop on Field Programmable Logic and Applications, FPL’98, TallinnTechnical University, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31,1998.
[Box94] B. Box: Field Programmable Gate Array Based ReconfigurablePreprocessor; Proceedings of the IEEE Workshop on FPGAs for CustomComputing Machines, FCCM’94, Napa, CA, April 11-13, 1994.
[Bra99] M. Brandstetter: Java Implementierung eines Internet-basiertenEntwicklungswerkzeuges für den Data Sequencer; Diploma Thesis,Department of Computer Science, University of Kaiserslautern, Germany,April 1999.
[Bra98] M Brandstetter: Entwurf eines Adapters für den Data Sequencer; ProjectThesis, Department of Computer Science, University of Kaiserslautern,Germany, May 1998.
[Bre98] G. Brebner: Circlets: Circuits as Applets; Proceedings of the IEEEWorkshop on FPGAs for Custom Computing Machines, FCCM’98, Napa,CA, USA, 1998.
Chapter References
328
[Bre96] G. Brebner: A Virtual Hardware Operating System for the Xilinx XC6200;Proceedings of International Workshop on Field Programmable Logic andApplications, FPL’96, Darmstadt Technical University, Germany, SpringerLNCS 1142, Sept. 23-25, 1996.
[BRV89] P. Bertin, D. Roncin, J. Vuillemin: Introduction to Programmable ActiveMemories; in Systolic Array Processors, J. Mc Canny, J. McWhirther, E.Swartzlander (Eds.), Prentice Hall, pp.300-309, 1989.
[Buc99b] G. Buchhardt: CPLD-basierte Implementierung des Data Sequencers derMoM-PDA; Diploma Thesis, Department of Computer Science, Universityof Kaiserslautern, Germany, to be submitted in 1999.
[Buc99a] G. Buchhardt: Entwurf des Scan Window Generators für den DataSequencer der MoM-PDA; Project Thesis, Department of ComputerScience, University of Kaiserslautern, Germany, 1999.
[CMF95] J. Carrera, E. Martínez, S. Fernández, J. Chaus: Architecture of a FPGA-based Coprocessor: The PAR-1; Proceedings of the IEEE Workshop onFPGAs for Custom Computing Machines, FCCM’95, Napa, CA, April 19-21, 1995.
[CL96] D. Cherepacha, D. Lewis: DP-FPGA: An FPGA Architecture Optimized forDatapaths; Proceedings of VLSI Design Vol. 4, No. 4, 1996.
[CL94] D. Cherepacha, D. Lewis: A Datapath Oriented Architecture for FPGAs,Proceedings of FPGA’94, Berkeley, CA, USA, Feb. 13-15, 1994.
[Cra99] N. Cravotta: Network processors: The sky’s the limit; EDN, CahnersBusiness Information, Nov. 24, 1999.See: http://www.ednmag.com/ednmag/reg/1999/112499/24cs.htm
[DeH99] A. DeHon: Balancing Interconnect and Computation in a ReconfigurableComputing Array (or, why you don’t really want 100% LUT utilization);Proceedings of FPGA’99, Monterey, CA, USA, Feb. 21-23, ACM Press,1999.
[DeH96b] A. DeHon: Reconfigurable Architectures for General-Purpose Computing;Technical Report 1586, Massachusetts Institute of Technology (MIT),Cambridge, MA, USA, September 1996.
[DeH96a] A. DeHon: Entropy, Counting, and Programmable Interconnect;Proceedings of FPGA’96, Monterey, CA, USA, Feb., ACM Press, 1996.
329
References Chapter
[Den97] P. Denyer, J. Brouwers: Java in Electronic Design Automation; Proceedingsof Asia and South Pacific Design Automation Conference, ASP-DAC’97,Chiba, Japan, Jan. 28-31, 1997.
[DHG97] A. Duncan, D. Hendry, P. Gray: Architectural Issues for High LevelSynthesis of DSP Algorithms onto Multiple FPGAs; in ReconfigurableArchitectures: High Performance by Configware, R. Hartenstein, V.Prasanna (eds.), ITpress Verlag, 1997.
[ECF97] C. Ebeling, D. Cronquist, P. Franklin: Configurable Computing: TheCatalyst for Future High-Performance Architectures; Proceedings ofASAP’97, Zurich, Switzerland, July 14-16, 1997.
[ECF96b] C. Ebeling, D. Cronquist, P. Franklin, C. Fisher: RaPiD - A ConfigurableComputing Architecture for Compute-Intensive Applications; TechnicalReport UW-CSE-96-11-03, University of Washington, Seattle, WA, USA,November, 1996.
[ECF96a] C. Ebeling, D. Cronquist, P. Franklin: RaPiD - Reconfigurable PipelinedDatapath; Proceedings of International Workshop on Field ProgrammableLogic and Applications, FPL’96, Darmstadt Technical University, Germany,Springer LNCS 1142, Sept. 23-25, 1996.
[Ero99] N. Erol: Java Implementierung eines Generators für anwendungsspezifischeDaten Sequenzer; Diploma Thesis, University of Kaiserslautern, Germany,Oct. 1999.
[Fla98] D. Flanagan: Java in a Nutshell - Deutsche Ausgabe für Java 1.1; O’Reilly,Köln, Germany, 1998.
[FPC90] M.McFarland, A.Parker, R.Camposano: The high-level synthesis of digitalsystems; Proceedings of the IEEE, special issue on The Future of Computer-aided Design; Vol. 78, No. 2, pp. 301-318, February, 1990.
[GCM97] E. De Greef, F. Catthoor, H. De Man: Array Placement for Storage SizeReduction in Embedded Multimedia Systems; Proceedings of 11thInternational Conference on Application-specific systems, Architecturesand Processors, ASAP‘97, Zurich, Switzerland, July 14-16, 1997.
[GD91] D.Grant, P.Denyer: Address Generation for Array Access Based on Modulusm Counters; Proceedings of the 2nd ACM/IEEE European DesignAutomation Conference, pp. 118-122, 1991.
Chapter References
330
[GDF89] D. Grant, P. Denyer, I. Finlay: Synthesis of Address Generators; Proceedingsof IEEE International Conference on Computer-Aided Design (ICCAD), pp116-119, 1989.
[Gep98] L. Geppert: IC Design on the World Wide Web; IEEE Spectrum, June 1998.
[GGM97] D. George, B. Gunther, G. Milne: Experiments in Traffic Simulation usingReconfigurable Computing; in Reconfigurable Architectures: HighPerformance by Configware, R. Hartenstein, V. Prasanna (eds.), ITpressVerlag, 1997.
[Gho99] S. Ghosh: Hardware Description Languages; IEEE Press, New York, NY,USA, 1999.
[Gil99] D. Gilbert: Microprocessors & Microcontroller Architectures; ChipCenter,1999.See: http://www.chipcenter.com/eexpert/dgilbert/dgilbert009.html
[Gil98] F. Gilbert: Development of a Design Flow and Implementation of ExampleDesigns for the Xilinx XC6200 FPGA Series; Diploma Thesis, Departmentof Computer Science, University of Kaiserslautern, Germany, 1998.
[GL97] G. McGregor; P. Lysaght: Extending Dynamic Circuit Switching to Meet theChallenges of New FPGA Architectures; Proceedings of InternationalWorkshop on Field Programmable Logic and Applications, FPL’97,Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
[Gok91] M. Gokhale, et al.: Building and Using a Highly Parallel ProgrammableLogic Array; Computer, pp.81-89, Jan. 1991.
[GRL98] G. McGregor, D. Robinson, P. Lysaght: A Hardware/Software Co-designEnvironment for Reconfigurable Logic Systems; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug.31 - Sept. 31, 1998.
[Guc98] S. Guccione: WebScope: A Circuit Debug Tool; Proceedings of InternationalWorkshop on Field Programmable Logic and Applications, FPL’98, TallinnTechnical University, Estonia, Aug. 31 - Sept. 31, 1998.
[Gul88] J. Gulbins: UNIX - Eine Einführung in Begriffe und Kommandos von UNIX- Version 7, bis System V.3; Springer Verlag, Berlin, Germany, 1988.
331
References Chapter
[Gup95] R. Gupta: Co-Synthesis of Hardware and Software for Digital EmbeddedSystems; Kluwer Academic Publishers, Boston, USA, 1995.
[GW77] R. Gonzalez, P. Wintz: Digital Image Processing; Addison-WesleyPublishing Company, Reading, MA, USA, 1977.
[Haa99] G. Haase: Performancebestimmung und Scheduling für rekonfigurierbareArchitekturen der KressArray Familie; Diploma Thesis, Department ofComputer Science, University of Kaiserslautern, Germany, 1999.
[Har94] R. Hartenstein: Wozu noch Mikro-Chips? Einführung in die Methoden derTechnischen Informatik ; IT Press Verlag, Bruchsal, Germany, 1994.
[Har97] R. Hartenstein: The Microprocessor is no more General Purpose: why FutureReconfigurable Platforms will win; invited paper, Proceedings of theInternational Conference on Innovative Systems in Silicon, ISIS'97, Austin,Texas, USA, October 8-10, 1997.
[Har00] R. Hartenstein: Der Mikroprozessor im nächsten Jahrtausend - Als diskreterBaustein hat er keine Zukunft mehr; Elektronik, Vol. 1, 2000.
[HB85] K. Hwang, F. Briggs: Computer Architecture and Parallel Processing;McGraw-Hill Book Company, Singapore, 1985.
[HBH97e] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A Novel UniversalSequencer Hardware; Proceedings of Fachtagung Architekturen vonRechensystemen ARCS'97, Rostock, Germany, September 8-11, 1997.
[HBH97d] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: An Innovative Platformfor Embedded System Design; Proceedings of the WorkshopZielarchitekturen Eingebetteter Systeme, ZES‘97, in conjunction with theFachtagung Architekturen von Rechensystemen ARCS'97, Rostock,Germany, September 11, 1997.
[HBH97c] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: Data Scheduling inHardware/Software Co-Design for Field-programmable Accelerators;Proceedings of 7th International Workshop on Field Programmable Logic,FPL‘97, London, UK, September 1-3, 1997.
[HBH97b] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: An EmbeddedAccelerator for Real World Computing; Proceedings of IFIP InternationalConference on Very Large Scale Integration, VLSI‘97, Gramado, Brazil,August 26-29, 1997.
Chapter References
332
[HBH97a] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A Novel SequencerHardware for Application Specific Computing; Proceedings of 11thInternational Conference on Application-specific systems, Architecturesand Processors, ASAP‘97, Zurich, Switzerland, July 14-16, 1997.
[HBH96e] R. Hartenstein, J. Becker, M. Herz, U. Nageldinger: A General Approach inSystem Design Integrating Reconfigurable Accelerators; Proceedings IEEEInternational Conference on Innovative Systems in Silicon; Austin, TX, Oct.1996.
[HBH96d] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: Co-Designand High Performance Computing: Scenes and Crisis; Proceedings ofReconfigurable Technology for Rapid Product Development & Computing,Part of SPIE’s International Symposium ‘96, Boston, USA, Nov. 1996.
[HBH96c] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: A SynthesisSystem for Bus-based Wavefront Array Architectures; Proceedings of ASAP96 Application Specific Array Processors, Chicago, USA, August 1996.
[HBH96b] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: AParallelizing Programming Environment for Embedded Xputer-basedAccelerators; High Performance Computing Symposium ‘96, Ottawa,Canada, June 1996.
[HBH96a] R. Hartenstein, J. Becker, M. Herz, R. Kress, U. Nageldinger: A PartitioningProgramming Environment for a Novel Parallel Architecture; 10thInternational Parallel Processing Symposium (IPPS), Honolulu, Hawaii,April 1996.
[HBK96] R. Hartenstein, J. Becker, R. Kress: Custom Computing Machines vs.Hardware/Software Co-Design: From a Globalized point of view;Proceedings of 6th International Workshop on Field Programmable Logic,FPL‘96, Darmstadt, Germany, September 23-25, 1997.
[Hen97] W. Hennig: Design and Implementation of a Compiler for the DataProcedural Language MoPL-3 as an Optional Language Extension of CoDe-X Specifications; Diploma Thesis, Department of Computer Science,University of Kaiserslautern, Germany, 1997.
[Her95] M. Herz: Spezifikation und Realisierung einer rekonfigurierbarenDatenpfadarchitektur; Diploma Thesis, Department of Computer Science,University of Kaiserslautern, Germany, 1995.
333
References Chapter
[Her94] M. Herz: Spezifizierung und Realisierung einer Kontrolleinheit für dierekonfigurierbare Datenpfadarchitektur; Project Thesis, Department ofComputer Science, University of Kaiserslautern, Germany, 1994.
[HHH00] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: KressArray Xplorer:A New CAD Environment to Optimize Reconfigurable Datapath ArrayArchitectures; Asia and South Pacific Design Automation Conference, ASP-DAC, Yokohama, Japan, Jan. 25-28, 2000.
[HHH99b] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: An Internet BasedDevelopment Framework for Reconfigurable Computing; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’99, Glasgow, UK, Aug. 30 - Sept. 2, 1999.
[HHH99a] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: MappingApplications onto reconfigurable KressArrays; Proceedings of InternationalWorkshop on Field Programmable Logic and Applications, FPL’99,Glasgow, UK, Aug. 30 - Sept. 2, 1999.
[HHH98c] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: Using theKressArray for Reconfigurable Computing; Proceedings of Conference onConfigurable Computing: Technology and Applications, part of SPIEInternational Symposium on Voice, Video, and Data Communications(Photonics East), Boston, MA, USA, Nov. 1-5. 1998.
[HHH98b] R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger: On ReconfigurableCo-Processing Units; Proceedings of Reconfigurable ArchitecturesWorkshop (RAW98), held in conjunction with 12th International ParallelProcessing Symposium (IPPS-98) and 9th Symposium on Parallel andDistributed Processing (SPDP-98), Orlando, Florida, USA, March 30, 1998.
[HHH98a] R. Hartenstein, M. Herz, Thomas Hoffmann, U. Nageldinger: ExploitingContemporary Techniques in Reconfigurable Accelerators; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’98, Tallinn Technical University, Estonia, Aug. 31 - Sept. 3, 1998.
[HHH84a] R. Hartenstein, R. Hauck, A. Hirschbiel, W. Nebel, M. Weber: PISA, a CADPackage and Special Hardware for Pixel-oriented Layout Analysis; InternalReport 111/84, Department of Computer Science, University ofKaiserslautern, Germany, 1984.
Chapter References
334
[HHH84b] R. Hartenstein, R. Hauck, A. Hirschbiel, W. Nebel, M. Weber: PISA, a CADPackage and Special Hardware for Pixel-oriented Layout Analysis;Proceedings International Conference on Computer Aided Design (ICCAD),Santa Clara, CA, USA, 1981.
[HHG98] R. Hartenstein, M. Herz, F. Gilbert: Designing for the Xilinx XC6200FPGAs; Proceedings of International Workshop on Field ProgrammableLogic and Applications, FPL’98, Tallinn Technical University, Estonia, Aug.31 - Sept. 3, 1998.
[HHN99b] M. Herz, T. Hoffmann, U. Nageldinger, C. Schreiber: XMDS: The XputerMultimedia Development System; HICSS-32, Hawaii, USA, Jan. 5-8, 1999.
[HHN99a] M. Herz, T. Hoffmann, U. Nageldinger, C. Schreiber: Interfacing the MoM-PDA to an Internet-based Development System; HICSS-32, Hawaii, USA,Jan. 5-8, 1999.
[HHR91] R. Hartenstein, A. Hirschbiel, M. Riedmüller, K. Schmidt, M. Weber: AHigh Performance Machine Based on Auto-Sequencing Data Memory;Hawaii International Conference on System Sciences, HICSS-24, Hawaii,USA, 1991.
[HHS92] R. Hartenstein, A. Hirschbiel, K. Schmidt, M. Weber: A Novel Paradigm ofParallel Computation and its Use to Implement Simple High-Performance-Hardware; Future Generation Computer Systems 7, 91/92, pp. 181-198,North Holland, 1992.
[HHV97] C. Hochberger, R. Hoffmann, K.-P. Völkmann, J. Steuerwald: The CEPRA-1X Cellular Processor; in Reconfigurable Architectures: High Performanceby Configware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
[HHW90] R. Hartenstein, A. Hirschbiel, M. Weber: A Novel Paradigm of ParallelComputation and its Use to Implement Simple High Performance Hardware;InfoJapan’90 - International Conference memorating the 30th Anniversaryof the Computer Society of Japan, Tokio, Japan, 1990.
[HHW89] R. Hartenstein, A. Hirschbiel, M.Weber: MoM - a partly custom-designarchitecture compared to standard hardware; Compeuro 89, Hamburg,Germany, May 8-12, 1989, Published by IEEE Press, Piscataway, NJ, USA,1989.
[HHW88] R. Hartenstein, A. Hirschbiel, M. Weber: A Flexible Architecture for ImageProcessing; Proceedings of the EUROMICRO Symposium, Portsmouth,1988.
335
References Chapter
[HHW87] R. Hartenstein, A. Hirschbiel, M. Weber: MOM - Map Oriented Machine;Proceedings of the International Workshop on Hardware Accelerators, 1987.
[Hir91] A. Hirschbiel: A Novel Processor Architecture Based on Auto DataSequencing and Low Level Parallelism; Ph. d. Thesis, Department ofComputer Science, University of Kaiserslautern, Germany, 1991.
[Hir85] A. Hirschbiel: PISA-Maschine: eine spezielle Hardware für Pixel-orientierteBildverarbeitung; Diploma-Thesis, Department of Computer Science,University of Kaiserslautern, Germany, 1985.
[HJ96] R. Hunter, T. Johnson: Introduction to VHDL; Chapman & Hall, London,UK, 1996.
[HK95] R. Hartenstein, R. Kress: A Datapath Synthesis System for theReconfigurable Datapath Architecture; Asia and South Pacific DesignAutomation Conference, ASP-DAC’95, Makuhari, Chiba, Japan, Aug. 29 -Sept. 1, 1995.
[HKR95a] R. Hartenstein, R. Kress, H. Reinig: A Reconfigurable Accelerator for 32-Bit Arithmetic; International Parallel Processing Symposium, IPPS’95,Santa Barbara, USA, Apr. 1995.
[HKR95b] R. Hartenstein, R. Kress, H. Reinig: A Scalable, Parallel, andReconfigurable Datapath Architecture; Sixth International Symposium onIC Technology, Systems & Applications, ISIC’95, Singapore, Sept. 6-8,1995.
[HKR94] R. Hartenstein, R. Kress, H. Reinig: A Reconfigurable Data-Driven ALU forXputers; Proceedings of the IEEE Workshop on FPGAs for CustomComputing Machines, FCCM´94, Napa, CA., April 1994.
[HR98] G. Haug, W. Rosenstiel: Reconfigurable Hardware as Shared Resource inMultipurpose Computers; Proceedings of International Workshop on FieldProgrammable Logic and Applications, FPL’98, Tallinn TechnicalUniversity, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
[HR95] R. Hartenstein, H. Reinig: Novel Sequencer Hardware for High-SpeedSignal Processing; Workshop on Design Methodologies forMicroelectronics, Smolenice Castle, Slovakia, September 1995.
Chapter References
336
[HS96] A. Huang, J. Shen: The Intrinsic Bandwidth Requirements of OrdinaryPrograms; Proceedings of the Seventh International Conference onArchitectural Support for Programming Languages and Operating Systems,ASPLOS-VII, October, 1996.
[HRW92] R. Hartenstein, H. Reinig, M. Weber: Design of an Address Generator; 3rdEUROCHIP Workshop on VLSI Design Training, Grenoble, France, 1992.
[Ibm99a] N.N.: 128Mb Synchronous DRAM - Die Revision A; Data sheet,International Business Machines Corp., USA, July 1999.See at http://www.chips.ibm.com/.
[Ibm99b] N.N.: 256Mb Double Data Rate Synchronous DRAM; Data sheet,International Business Machines Corp., USA, Oct. 1999.See at http://www.chips.ibm.com/.
[II99] H. Ikeda, H. Inukai: High-Speed DRAM Architecture Development; IEEEJournal of Solid-State Circuits, Vol. 34, No. 5, May 1999.
[Int97] N.N.: HSP45240 Address Sequencer: Data sheet, Intersil Corp., USA,Sep.1997.See at http://www.intersil.com/.
[Int98a] N.N.: HSP45240/833 Address Sequencer: Data sheet, Intersil Corp., USA,Feb.1998.See at http://www.intersil.com/.
[Int98b] N.N.: Timing Relationships For HSP45240; Application Note, IntersilCorp., USA, Mar.1998.See at http://www.intersil.com/.
[Int99] N.N.: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor;Datasheet, Intel Corp., Oct. 1999.Also see at http://www.intel.com/.
[JCM96] J.M.Janssen, F.Catthoor, H.De Man: A Specification Invariant Technique forRegularity Improvement Between Flow-graph Clusters; Proceedings of the7th ACM/IEEE European Design & Test Conf., pp. 138-143, 1996.See at:http://www.imec.be/vsdm/projects/pmm/adopt/publication.html.
[KAP97] K. Keeton, R. Arpaci-Dusseau, D. Patterson: IRAM and SmartSIMM:Overcoming the I/O Bottleneck; Workshop on Mixing Logic and DRAM:Chips that Compute and Remember, ISCA’97, Denver, CO, June 1, 1997.
[KBK99] S. Kaptanoglu, G. Bakker, A. Kundu, I. Corneillet: A new high density andvery low cost reprogrammable FPGA architecture; Proceedings ofFPGA’99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
[KD97] T. Kean, A. Duncan: A 800Mpixel/sec Reconfigurable Image Correlator onXC6216; Proceedings of International Workshop on Field ProgrammableLogic and Applications, FPL’97, Imperial College, London, UK, SpringerLNCS 1304, Sept. 1-3, 1997.
[Kea89] T. Kean: Configurable Logic: A Dynamically Programmable CellularArchitecture and its VLSI Implementation; Ph. D. Thesis, University ofEdinburgh, UK, Dec. 1989.
[Kla00] J. Klatt: Java Implementierung eines Speicherzugriffs-Simulators für dasClient-Server basierte XMDS; personal communication.Expected to be submitted as Project Thesis, Department of ComputerScience, University of Kaiserslautern, Germany, in 2000.
[KMO97] I. Kostarnov, S. Morley, J. Osmany, C. Solomon: A ReconfigurableApproach to Low Cost Media Processing; Proceedings of InternationalWorkshop on Field Programmable Logic and Applications, FPL’97,Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3, 1997.
[KOD91] K. Kitagaki, T. Oto, T. Demura, Y. Araki, T. Takada: A New AddressGeneration Unit Architecture for Video Signal Processing; Proceedings ofSPIE International Conference on Visual Communications and ImageProcessing’91: Image Processing, Part Two of Two Parts, pp.891-900,Boston, MA, USA, Nov. 11-13, 1991.
[KL78] H. Kung, C. Leiserson: Systolic Arrays for VLSI; Sparse MatrixProceedings 1978, Society for Industrial and Applied Mathematics, 1979.
[Koe00] S. Koehn: Datenstruktur Management im Client-Server basierten XMDS;personal communication.Expected to be submitted as Project Thesis, Department of ComputerScience, University of Kaiserslautern, Germany, in 2000.
Chapter References
338
[Kog81] P. Kogge: The Architecture of Pipelined Computers; Hemisphere PublishingCorporation, New York, NY, USA, 1981.
[KP98] C. Kozyrakis, D. Patterson: A New Direction for Computer ArchitectureResearch; IEEE Computer, Nov., 1998.
[KR88] B. Kernighan, D. Ritchie: The C Programming Language; Prentice-HallInc., Eaglewood Cliffs, NJ, USA, 1988.
[Kre96] R. Kress: A Fast Reconfigurable ALU for Xputers; Ph. d. Thesis,Department of Computer Science, University of Kaiserslautern, Germany,1996.
[Kri89] E. Krishnamurthy: Parallel Processing - Principles and Practice; Addison-Wesley Publishing, Singapore, 1989.
[KST99] H. Kim, A. Somani, A. Tyagi; On Reconfiguring Cache for Computing;Proceedings of the IEEE Symposium on Field-Programmable CustomComputing Machines, Napa Valley, CA, USA, April 21-23, 1999.
[KT96] K. McKinley, O. Temam: A Quantitative Analysis of Loop Nest Locality;Proceedings of the Seventh International Conference on ArchitecturalSupport for Programming Languages and Operating Systems, ASPLOS-VII,October, 1996.
[Lar96] L. Larson: An EPLD Based Transient Recorder for Simulation of VideoSignal Processing Devices in a VHDL Environment Close to System LevelConditions; Proceedings of International Workshop on Field ProgrammableLogic and Applications, FPL’96, Darmstadt Technical University, Germany,Springer LNCS 1142, Sept. 23-25, 1996.
[Law75] D. Lawrie: Access and Alignment of Data in an Array Processor; IEEETransactions on Computers, Vol. C-24, No. 12, Dec. 1975.
[LCR97] F. Lisa, F. Cuadrado, D. Rexachs, J. Carrabina: A ReconfigurableCoprocessor for a PCI-based Real Time Computer Vision System;Proceedings of International Workshop on Field Programmable Logic andApplications, FPL’97, Imperial College, London, UK, Springer LNCS 1304,Sept. 1-3, 1997.
[Lem96] L. Lemay: Teach Yourself Web Publishing with HTML 3.2 in a Week;Sams.net Publishing, Indianapolis, IN, USA, 1996.
339
References Chapter
[Lem89] K. Lemmert: SYS3 - a Systolic Synthesis System around Karl; Ph. D. Thesis,Department of Computer Science, University of Kaiserslautern, Germany,1989.
[LG98] D. Levi, S. Guccione: BoardScope: A Debug Tool for ReconfigurableSystems; Proceedings of Conference on Configurable Computing:Technology and Applications, part of SPIE International Symposium onVoice, Video, and Data Communications (Photonics East), Boston, MA,USA, Nov. 1-5. 1998.
[LMW91] P. Lippens, J. Van Meerbergen, A. Van der Werf, W. Verhaegh, B.McSweeney, J. Huisken, O. McArdle: Phideo: A silicon compiler for highspeed algorithms; Proceedings 2nd ACM/IEEE European DesignAutomation Conf., pp. 436-441, 1991.
[Lov77] D. Lovemann: Program Improvement by Source-to-Source Transformation;Journal of the Association for Computing Machinery, Vol.24, No. 1, p.121-145, Jan. 1977.
[LP97] L. Lemay, C. Perkins: Teach Yourself Java 1.1 in 21 Days; Sams.netPublishing, Indianapolis, IN, USA, 1997.
[LSL99] G. Lu, H. Singh, M. Lee, N. Bagherzadeh, F. Kurdahi: The MorphoSysParallel Reconfigurable System; Proceedings of Euro-Par’99, Toulouse,France, Aug. 31 - Sept. 3, 1999.
[LSU92] R. Lipset, C. Schaefer, C. Ussery: VHDL: Hardware Description AndDesign; Kluwer Academic Publishers, Boston, MA, USA; 1989, 1992.
[MAL] URL: http://www.malleable.com/.
[MCJ96] M.Miranda, F.Catthoor, M.Janssen, H.De Man: ADOPT: Efficient hardwareaddress generation in distributed memory architectures; Proceedings of the9th ACM/IEEE International Symposium on System Synthesis, pp. 20-25,1996.See at:http://www.imec.be/vsdm/projects/pmm/adopt/publication.html.
[MCL97] P. Macinlay, P. Cheung, W. Luk, R. Sandiford: Riley-2: A Flexible Platformfor Codesign and Dynamic Reconfiguration Computing Research;Proceedings of International Workshop on Field Programmable Logic andApplications, FPL’97, Imperial College, London, UK, Springer LNCS 1304,Sept. 1-3, 1997.
[MCM94] M.Miranda, F.Catthoor, H.De Man: Address equation multiplexing for realtime signal processing applications; VLSI Signal Processing, VII, pp. 188-197, New York, 1994. J. Rabaey, P. Chau and J. Eldon (eds.). IEEE Press.
[MD96] E. Mirsky, A. DeHon: MATRIX: A Reconfigurable Computing Architecturewith Configurable Instruction Distribution and Deployable Resources,Proceedings of the IEEE Workshop on FPGAs for Custom ComputingMachines, FCCM’96, Napa, CA, USA, 1996.
[MHA97] W. Mangione-Smith, B. Hutchings, D. Andrews, A. DeHon, C. Ebeling, R.Hartenstein, O. Mencer, J. Morris, K. Palem, V. Prasanna, H. Spaanenburg:Current Issues in Configurable Computing Research; IEEE Computer, Vol.30, No. 12, December 1997.
[Mic95a] N.N.: Reduce DRAM Cycle Times With Extended Data-Out; TechnicalNote TN-04-21, Micron Technology Inc., Dec. 1995.
[Mic95b] N.N.: What is Burst EDO?; Technical Note TN-04-38, Micron TechnologyInc., Dec. 1995.
[Mil88] V. Milutinovic: Computer Architecture - Concepts and Systems; North-Holland, Elsevier Science Publishing, New York, NY, USA, 1988.
[Mir96] E. Mirsky: Coarse-Grain Reconfigurable Computing; Master-Thesis,Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, June1996.
[MKC97] M.Miranda, M.Kaspar, F.Catthoor, H.De Man: Architectural ExplorationAnd Optimization For Counter Based Hardware Address Generation;Proceedings of the 8th ACM/IEEE European Design & Test Conference, pp.293-298, 1997.See at:http://www.imec.be/vsdm/projects/pmm/adopt/publication.html
[Mol93] D. Moldovan: Parallel Processing - From Applications to Systems; MorganKaufmann Publishers, San Mateo, CA, USA, 1993.
341
References Chapter
[Mol82] D. Moldovan: On the Analysis and Synthesis of VLSI Algorithms; IEEETransactions on Computers, Vol. C-31, No. 11, Nov. 1982.
[Mor94] S. Morse: Practical Parallel Computing; AP Professional, Cambridge, MA,USA, 1994.
[MOR] URL: http://www.morphICs.com/.
[MoS96] N.N.: MD904 to MD920, 1/2 to 2 1/2 MByte Multibank DRAM (MDRAM),128Kx32 to 656Kx32; preliminary information, MoSys Inc., Sunnyvale,CA, USA, 1996.
[MS99] E. Mosanya, E. Sanchez: A FPGA-Based Hardware Implementation ofGeneralized Profile Search Using Online Arithmetic; FPGA’99, Monterey,CA, Feb. 21-23, 1999.
[MSK99] A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, B. Hutchings: AReconfigurable Arithmetic Array for Multimedia Applications; Proceedingsof FPGA’99, Monterey, CA, USA, Feb. 21-23, ACM Press, 1999.
[MSK98] T. Miyazaki, K. Shirakawa, M. Katayama, T. Murooka, A. Takahara: ATransmutable Telecom System; Proceedings of International Workshop onField Programmable Logic and Applications, FPL’98, Tallinn TechnicalUniversity, Estonia, Springer LNCS 1482, Aug. 31 - Sept. 31, 1998.
[MV97] W. Mangione-Smith, J. Villasenor: Wandlungsfähige Mikrochips; Spektrumder Wissenschaft, Spektrum der Wissenschaft Verlagsgesellschaft mbH,Heidelberg, Germany, August 1997.
[MW93] H. Myler, A. Weeks: The Pocket Handbook of Imaging ProcessingAlgorithms in C; PTR Prentice Hall, NJ, USA, 1993.
[NG97] S. Nisbet, S. Guccione: The XC6200DS Development System; Proceedingsof International Workshop on Field Programmable Logic and Applications,FPL’97, Imperial College, London, UK, Springer LNCS 1304, Sept. 1-3,1997.
[NGC91] S.Note, W.Geurts, F.Catthoor, H.De Man: Cathedral-III: Architecture drivenhigh-level synthesis for high throughput DSP applications; Proceedings ofthe 28th ACM/IEEE Design Automation Conf., pp. 597-602, 1991.
[OD95] J. Oldfield, R. Dorf: Field Programmable Gate Arrays - ReconfigurableLogic for Rapid Prototyping and Implementations of Digital Systems; JohnWiley & Sons, Inc., NY, USA, 1995.
Chapter References
342
[PAC97] D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C.Kozyrakis, R. Thomas, K. Yelick: A Case for Intelligent RAM; IEEE Micro,Mar. / Apr. 1997.
[PD83] A. Pleszkun, E. Davidson: Structured Memory Access Architecture;Proceedings of IEEE International Conference on Parallel Processing, pp.461-471, 1983.
[Pet89] W. Peterson: The VME Handbook; Scottsdale, USA, 1989.
[PH93] D. Patterson, J. Hennessy: Computer Organization & Design: The Hardware/ Software Interface; Jan. 1993.
[PH90] D. Patterson, J. Hennessy: Computer Architecture, A QuantitativeApproach; Morgan Kaufmann Publishers, 1990.
[Pri96] B. Prince: High Performance Memories: New architecture DRAMs andSRAMs - evolution and function; John Wiley & Sons, 1996.
[Rab00] J. Rabaey: Low-Power Silicon Architectures for Wireless Applications;embedded tutorial, Asia and South Pacific Design Automation Conference,ASP-DAC, Yokohama, Japan, Jan. 25-28, 2000.
[Rab97] J. Rabaey: Reconfigurable Computing: The Solution to Low PowerProgrammable DSP; Proceedings 1997 ICASSP Conference, Munich,Germany, April, 1997.
[Ram99b] N.N.: Direct RDRAM - 128/144-Mbit (256Kx16/18x32s); DocumentDL0059, Rambus Inc., Mountain View, CA, USA, 1999.See at http://www.rambus.com/.
[Ram95] F. Ramm: Recherchieren und Publizieren im World Wide Web; FriedrichVieweg & Sohn Verlagsgesellschaft, Braunschweig, Germany, 1995.
[Rei99] H. Reinig: A Scalable Architecture for Custom Computing; Ph. d. Thesis,Department for Computer Science, University of Kaiserslautern, Germany,1999.
[Rei90] H. Reinig: Hardware-nahe Simulation und Software-Schnittstellen derMoM; Diploma Thesis, Department for Computer Science, University ofKaiserslautern, Apr. 1990.
343
References Chapter
[Rit95] T. Ritchey: Java!; New Riders Publishing, Indianapolis, IN, USA, 1995.
[Saw97] S. Sawitzki: Entwurf einer rekonfigurierbaren Prozessorarchitektur;Diploma Thesis, Department of Computer Science, Technical UniversityDresden, Germany, Dec. 1997.
[SB96a] S. Sol, G. Birznieks: Instant Web Scripts with CGI Perl; M&T Books, NewYork, NY, USA, 1996.
[SBN82] D. Siewiorek, G. Bell, A. Newell: Computer Structures: Principles andExamples; McGraw-Hill Computer Science Series, McGraw-Hill BookCompany, New York, USA, 1982.
[Sch98] C. Schreiber: Design of an Internet Based Development System for Xputersin Java; Diploma Thesis, Department of Computer Science, University ofKaiserslautern, July 1998.
[Sch95] A. Schwender: Implementierung und Test des Generischen Adreßgeneratorsder MoM-3; Diploma Thesis, Department of Computer Science, Universityof Kaiserslautern, Dec. 1995.
[Sch94] K. Schmidt: A Program Partitioning, Restructuring, and Mapping Methodfor Xputers; Ph. D. Thesis, Department for Computer Science, University ofKaiserslautern, Germany, 1994.
[Sch90] A. Schaffer: Hardwarerealisierung des JumpGenerators für die MoM;Diploma Thesis, Department of Computer Science, University ofKaiserslautern, Germany, Oct. 1990.
[SGS98] S. Sawitzki, A. Gratz, R. Spallek: Increasing Microprocessor Performancewith Tightly-Coupled Reconfigurable Logic Arrays; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug.31 - Sept. 31, 1998.
[Sid99] N.N.: FIPSOC Mixed Signal System-onChip; Product Overview, SIDSA,CA, USA, 1999.See at: http://www.sidsa.com/.
[Sie97] N.N.: Memories for Graphics Systems. Multibank DRAM, MDRAM,HYB39M93200, HYB39M83200, Version 0.9; Preliminary Information(Datasheet), Siemens AG, Germany, Feb., 1997.
[SIL] URL: http://www.siliconspice.com/.
[SM98] C. Siemers, D. Möller: The >S<puter: Introduction a Novel Concept forDispatching Instructions Using Reconfigurable Hardware; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’98, Tallinn Technical University, Estonia, Springer LNCS 1482, Aug.31 - Sept. 3, 1998.
[SM92] P. Shaw, G. Milne: A Highly Parallel FPGA-Based Machine and its FormalVerification; Proceedings of International Workshop on Field ProgrammableLogic and Applications, FPL’92, Vienna, Austria, Aug. 31 - Sept. 2, 1992.
[Tay99] M. Taylor: Design Decisions in the Implementation of a Raw ArchitectureWorkstation; Master Thesis, Massachusetts Institute of Technology,Cambridge, MA, USA, Sept. 1999.
[Tho95] B. Thomas: The Internet for Scientists and Engineers - Online Tools andResources; Co-published bySPIE - The International Society for Optical Engineering, Bellingham, WA,USA, andIEEE Press, Piscataway, NY, USA, 1995.
[TI97] N.N.: TMS320C54x DSP - CPU and Periperals; Reference Set, Volume 1,Texas Instruments, USA, 1997.
[Tri99] N.N.: Triscend E5 Configurable System-on-Chip Family; ProductDescription, Triscend Corporation, CA, USA, Aug. 1999.Also see at: http://www.triscend.com/.
[Tri94] S. Trimberger: Field-Programmable Gate Array Technology; KluwerAcademic Publishers, MA, USA, 1994.
[VCC] URL: http://www.vcc.com/.
[Wal99] P. Walsh: Communication Processors: A Buyer’s Guide; CommunicationSystems Design, Vol. 5, No. 9, Sept., 1999.See: http://www.csdmag.com/main/1999/09/
[Wan98] M. Wannemacher: Das FPGA-Kochbuch; International ThomsonPublishing, 1998.
345
References Chapter
[War99] F. Ware: Direct RDRAM, 64/72-Mbit (256Kx16/18x16d); PreliminaryInformation, Version 1.0, Rambus Inc. Mountain View, CA, USA, 1999.See at http://www.rambus.com/.
[Web93] M. Weber: Entwurf eines Generischen Adreßgenerators; Diploma Thesis,Department of Computer Science, University of Kaiserslautern, Germany,March 1993.
[Web90] M. Weber: An Application Development Method for Xputers; Ph. D. Thesis,Department for Computer Science, University of Kaiserslautern, Germany,1990.
[Wei97] M. Weinhardt: Compilation and Pipeline Synthesis for ReconfigurableArchitectures; in Reconfigurable Architectures: High Performance byConfigware, R. Hartenstein, V. Prasanna (eds.), ITpress Verlag, 1997.
[Wei96] M. Weinhardt: Portable Pipeline Synthesis for FCCMs; Proceedings ofInternational Workshop on Field Programmable Logic and Applications,FPL’96, Darmstadt Technical University, Germany, Springer LNCS 1142,Sept. 23-25, 1996.
[Wer99] A. Werner: Development of an Application Analyzer DPI for the XMDS;Project Thesis, Department of Computer Science, University ofKaiserslautern, June 1999.
[WH90] S. Ward, R. Halstead: Computation Structures; The MIT electricalengineering and computer science series, MIT Press, 1990.
[WH95] M. Wirthlin, B. Hutchins: A Dynamic Instruction Set Computer;Proceedings of the IEEE Workshop on FPGAs for Custom ComputingMachines, FCCM’95, Napa, CA, April 19-21, 1995.
[WTS97] E. Waingold, M. TAylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M.Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, A. Agarwal: Baring ItAll to Software: Raw Machines; IEEE Computer, September 1997.
[WZG00] M. Wan, H. Zhang, V. George, M. Benes, A. Abnous, V. Prabhu, J. Rabaey:Design Methodology of a Low-Energy Reconfigurable Single-Chip DSPSystem; to be published in Journal of VLSI Signal Processing in 2000.See at:h ttp ://b w rc .eec s.b erke ley.ed u /R esea rch /C o nfig u rab le_A rch itec tu re s/p ap e rs .h tm l
[Xil96] N.N.: The Programmable Logic Data Book; Xilinx Inc., San Jose, CA, USA,1996.
Chapter References
346
[Xil99] N.N.: The Programmable Logic Data Book 1999; Xilinx Inc., San Jose, CA,USA, 1999.
[XMDS] URL: http://xmds.informatik.uni-kl.de/.
[YL99] A. Ye, D. Lewis: Procedural Texture Mapping on FPGAs; FPGA’99,Monterey, CA, Feb. 21-23, 1999.
[Zim99] F. Zimmermann: Entwurf und Realisierung eines KressArray-Emulators fürdie MoM-PDA; Diploma Thesis, Department of Computer Science,University of Kaiserslautern, Germany, June 1999.
[Zip94] P. Zipf: Entwurf und Implementierung eins Instruction Sequencers für dieMoM-3 als Xilinx FPGA; Diploma Thesis, Department of ComputerScience, University of Kaiserslautern, Germany, Aug. 1994.
