+ All Categories

3D ICs

Date post: 22-Nov-2014
Category:
Upload: dinesh-kumar
View: 7,689 times
Download: 0 times
Share this document with a friend
Description:
a nice and easy ppt on 3D ICs
21
A Presentation On 3D ICsPresented in partial fulfillment of Bachelor’s Degree in Technology Rajasthan Technical University Kota Session: 2011-2012 PRESENTED TO: PRESENTED BY: Garima Mathur Dinesh Kumar HOD, Deptt. of ECE (EC08033)
Transcript
Page 1: 3D ICs

APresentation

On“3D ICs”

Presented in partial fulfillment of Bachelor’s Degree in TechnologyRajasthan Technical University

Kota

 

  Session: 2011-2012

PRESENTED TO: PRESENTED BY: Garima Mathur Dinesh Kumar HOD, Deptt. of ECE (EC08033)  

Department of Electronics and Communication Engineering Jaipur Engineering College, Kukas 

Page 2: 3D ICs

CONTENTS

• INTRODUCTION

• IDEA FOR 3D IC

• LIMITED PERFORMANCE OF 3D IC

• 3D ARCHITECTURE

• MANUFACTURING TECHNOLOGY OF 3D ICs

• ADVANTAGES OF 3D ARCHITECTURE

• PERFORMANCE CHARACTERISTICS

• CONCERNS IN 3D CIRCUITS

• PRESENT SCENARIO IN 3D IC INDUSTRY

• CONCLUSION

Page 3: 3D ICs

INTRODUCTION

In electronics, a three-dimensional integrated circuit is a chip in which two or more layers of active electronic components are integrated both vertically and horizontally into a single circuit.

In contrast, a 3D IC is a single chip in which all components on the layers communicate using on-chip signaling, whether vertically or horizontally.

Page 4: 3D ICs

IDEA FOR 3D IC

The large growth of computer and information technology industry is depending on VLSI circuits with increasing functionality and performance at minimum cost and power dissipation and 2D ICs generate various gate delays and interconnection delay.

So to reduce these delays and total power

consumption, 3D IC technology is introduced.

Intel introduced 80 core chip in 2007 which run on the frequency of 1.4GHz.

Page 5: 3D ICs

LIMITED PERFORMANCE OF 2D ICs

As we try to increase the performance and

efficiency of chip, the complexity of chip design increases and this requires more and more transistors. So the final size of the circuit and delays increases.

The losses increases with large interconnection because the capacitance and resistances are generated in between the clad and copper.

Page 6: 3D ICs

3D IC ARCHITECTURE

Page 7: 3D ICs

3D IC is a concept that can significantly :- Improve interconnect performance, Increase transistor packing density,Reduce chip areaPower dissipation In 3D design structure the entire chip ‘Si’

is divided by number of layers of oxide and metal, to form transistors.

Page 8: 3D ICs

MANUFACTURING TECHNOLOGY OF 3D ICs

There are four ways to built 3D ICs :-1. Monolithic2. Wafer on wafer3. Die on wafer4. Die on die

Page 9: 3D ICs

1. Monolithic

Electronic components and their connections (wiring) are built in layers on a single semiconductor wafer, which is then diced into 3D ICs. There is only one substrate, hence no need for aligning, thinning, bonding, or through-silicon vias.

Page 10: 3D ICs

2. Wafer on wafer

Electronic components are built on two or more semiconductor wafers, which are then aligned, bonded, and diced into 3D ICs.

Page 11: 3D ICs

3. Die on waferElectronic components are built on two semiconductor wafers. One wafer is diced aligned and bonded onto die sites of the second wafer.

Page 12: 3D ICs

4.Die on dieElectronic components are built on multiple dice, which are then aligned and bonded.One advantage of die-on-die is that each component die can be tested first, so that one bad die does not ruin an entire stack

Page 13: 3D ICs

AVANTAGES OF 3D ARCHITECTURE

3D integration can reduce the wiring, thereby reducing the capacitances, power dissipation and chip area improves performance.

Digital and analog circuits can be formed with better noise performance.

It more cost effective then 2D integration.

Page 14: 3D ICs

PERFORMANCE CHARACTERISTICS

1. TIMING2. ENERGY

With shorter interconnects in 3D ICs, both switching energy and cycle time are expected to be reduced

Page 15: 3D ICs

1. TIMING

The graph shows the results of a reduction in wire length due to 3D routing.

Reduction in the interconnect lengths reduces RC delays and increase chip timing performance

Page 16: 3D ICs

2. ENERGY PERFOMANCE

The graph shows the reduction in a normalized energy consumption with number of wire layers.

Page 17: 3D ICs

CONCERNS IN 3D CIRCUITThermal Issues in 3D-circuitsReliability Issues

Page 18: 3D ICs

PRESENT SCENARIO IN 3D IC INDUSTRY

Many companies like MIT (USA), IBM are doing research on 3D IC technology and they are going to introduce cheaper chips for certain applications, like memory used in digital cameras, cell phones, handheld gaming devices etc.

The original cost will be 10 times lesser than the current ones.

Page 19: 3D ICs

CONCLUSION 3D ICs will be the first of a new generation

of dense, inexpensive chips having less delay and interconnection losses that will replace the conventional storage and recording media.

Page 20: 3D ICs
Page 21: 3D ICs

QUERIES???


Recommended