+ All Categories
Home > Documents > A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan...

A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan...

Date post: 19-Jan-2018
Category:
Upload: ashlynn-gaines
View: 219 times
Download: 0 times
Share this document with a friend
Description:
Technology generation (  m ) Delay (psec) Transistor/Gate delay Interconnect delay Interconnect Delay Dominates

If you can't read please download the document

Recommended