8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

1/19

A PARALLEL-CONNECTEDSINGLE PHASE POWER

FACTOR CORRECTION

APPROACH WITH

IMPROVED EFFICIENCY

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

2/19

Outline

Introduction

Single- and Two- Stage PFC Scheme

Operation of The Proposed Topology

Converter Controls

Design Example

Simulation and Experimental Results

Conclusion

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

3/19

Introduction

Modern switching power converters require manyfeatures such as

high power factor;

lower harmonic content;

fast dynamic response; low losses;

low cost;

simple control;

low EMI; wide input voltage range;

ride-through and hold-up time capability;

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

4/19

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

5/19

Single- and Two- Stage PFC Scheme

(2/2)

Two-stage PFC schemes

Can offer good input power factor with low total harmonic distortion (THD)

Regulate the dc-link voltage and the dc/dc stage is able to obtain fastoutput regulation without low frequency ripple

Higher cost, complicated control, low-power density, and lower efficiency

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

6/19

Operation of The Proposed Topology

(1/6)

The advantages of the proposedapproach are as follows.

good input power factor andoutput regulation.

Input inductor and dc-linkcapacitor can be smaller.

The power rating of flybackconverter-I is lower than that oftwo-stage structure due to low dc-link voltage and lower current

rating. The diode reverse recovery

losses can be minimized due tothe tailed operating mode in diodecurrent.

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

7/19

Operation of The Proposed Topology

(2/6)

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

8/19

Operation of

The

Proposed

Topology

(3/6)

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

9/19

Operation of The Proposed Topology

(4/6)

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

10/19

Operation of The Proposed Topology

(5/6)

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

11/19

Operation of The Proposed Topology

(6/6)

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

12/19

Converter Controls

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

13/19

Design

Example

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

14/19

Simulation and Experimental Results

(1/3)

Simulation results of the proposed approach

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

15/19

Simulation and Experimental Results

(2/3)

Current harmonic analysis

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

16/19

Simulation and Experimental Results

(3/3)

Experimental results

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

17/19

Conclusion

Output voltage regulation is achieved by dc/dc

stage and the input power factor correction is

achieved by ac/dc PFC stage. These two

power stages have 55% and 45% powersharing, respectively.

The proposed approach offers the following

advantages: smaller size passive components,

lower voltage-ampere rating of dc/dc stage,

and higher efficiency.

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

18/19

Reference

L. Huber, J. Zhang, M. M. Jovanovic, and F. C. Lee, Generalizedtopologies of single-stage input-current-shapingcircuits, IEEE Trans. Power Electron., vol. 16, pp. 508513, July 2001.

R. Redl, L. Balogh, and N. O. Sokal, A new family of single-stage isolated power-factor correctors with fastregulation of the output voltage,in Proc. PESC94, 1994, pp. 11371144.

Y. Jiang and F. C. Lee, Single-stage single-phase parallel power factor correction scheme, in Proc. PESC94,1994, pp. 11451151.

M. Daniele, P. K. Jain, and G. Joos, A single-stage power-factor-correctedAC/DC convertor, IEEE Trans. PowerElectron., vol. 14, pp. 10461055, Nov. 1999.

R. Srinivasan and R. Oruganti, Single phase parallel power processingscheme with power factor control, PowerElectron. Drive Syst., pp. 4047, 1995.

W. Tang, Y. Jiang, G. C. Hua, F. C. Lee, and I. Cohen, Power factorcorrection with flyback converter employingcharge control, in Proc.APEC93, 1993, pp. 293298.

H. Wei and I. Batarseh, Comparison of basic converter topologies forpower factor correction, in Proc.Southeastcon98, 1998, pp. 348353.

P.-L.Wong and F. C. Lee, Interleaving to reduce reverse recovery loss in power factor correction circuits, in Proc.IAS00, 2000, pp. 23112316.

C. H. Chan and M. H. Pong, Input current analysis of interleaved boostconverters operating in discontinuous-inductor-current mode, in Proc. PESC97, 1997, pp. 392398.

J. Zhang, M. M. Jovanovic, and F. C. Lee, Comparison between CCMsingle-stage and two-stage boostconverter, in Proc. APEC99, 1999,pp. 335341.

W. G. Dawes and A. Lyne, Improved efficiency constant output powerrectifier, in Proc. INTELEC00, 2000, pp.2427.

8/11/2019 A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency

19/19

Thank you for your attention