+ All Categories
Home > Technology > Arm Processor

Arm Processor

Date post: 18-Feb-2017
Category:
Upload: dangling-sid
View: 172 times
Download: 0 times
Share this document with a friend
28
1 TM T H E A R C H I T E C T U R E F O R T H E D I G I T A L W O R L D The ARM Processor
Transcript
Page 1: Arm Processor

1TMT H E A R C H I T E C T U R E F O R T H E D I G I T A L W O R L D

The ARM Processor

Page 2: Arm Processor

2TM 239v10 The ARM Architecture

Submitted by –

Pradipta RoySidhartha RajakSantanu Mondal

Page 3: Arm Processor

3TM 339v10 The ARM Architecture

ARM – Acorn RISC Machine/Advanced RISC Machine

Family – RISC (Reduced Instruction Set Computing)

Designer – ARM Holdings.

Page 4: Arm Processor

4TM 439v10 The ARM Architecture

History

Invention Year – 1980 First Processor – BBC Micro Series Personal Use for Acorm Computer -> Business Market Acrom Computers -> ARM Ltd.

Page 5: Arm Processor

5TM 539v10 The ARM Architecture

RISC

RISC - Reduced Instruction Set Computing.

A reduced instruction set computer is a computer which only use simple instructions that can be divide into multiple instructions which perform low-level operation within single clock cycle, as its name suggest “REDUCED INSTRUCTION SET”

Page 6: Arm Processor

6TM 639v10 The ARM Architecture

RISC

RISC - Reduced Instruction Set Computing.

Let we take an example of multiplying two numbers             A = A * B; <<<======this is C statement

LOAD R1, A     <<<======this is assembly statementLOAD R2,B          <<<======this is assembly statementPROD A, B          <<<======this is assembly statementSTORE R3, A       <<<======this is assembly statement

Page 7: Arm Processor

7TM 739v10 The ARM Architecture

RISC

RISC – Advantages.

• Each instruction requires only one clock cycle to execute, the entire program will execute in approximately the same amount of time as the multi-cycle “MULT” command.

• These RISC “reduced instructions” require less transistors of hardware space than the complex instructions, leaving more room for general purpose registers. Because all of the instructions execute in a uniform amount of time (i.e. one clock)

• Pipelining is possible.

• Less Transistor = Reduced cost,low Heat & Power consumption.

Page 8: Arm Processor

8TM 839v10 The ARM Architecture

ARM Powered Products

Page 9: Arm Processor

9TM 939v10 The ARM Architecture

ARM Partnership Model

Page 10: Arm Processor

10TM 1039v10 The ARM Architecture

Licence

Perpetual (Implementation) License. Term License . Per Use License.

Page 11: Arm Processor

11TM 1139v10 The ARM Architecture

Data Sizes and Instruction Sets

The ARM is a 32-bit architecture.

When used in relation to the ARM: Byte means 8 bits Halfword means 16 bits (two bytes) Word means 32 bits (four bytes)

Most ARM’s implement two instruction sets 32-bit ARM Instruction Set 16-bit Thumb Instruction Set

Jazelle cores can also execute Java bytecode

Page 12: Arm Processor

12TM 1239v10 The ARM Architecture

Processor Modes The ARM has seven basic operating modes:

User : unprivileged mode under which most tasks run

FIQ : entered when a high priority (fast) interrupt is raised

IRQ : entered when a low priority (normal) interrupt is raised

Supervisor : entered on reset and when a Software Interrupt instruction is executed

Abort : used to handle memory access violations

Undef : used to handle undefined instructions

System : privileged mode using the same registers as user mode

Page 13: Arm Processor

13TM 1339v10 The ARM Architecture

The Registers

ARM has 37 registers all of which are 32-bits long.

1 dedicated program counter 1 dedicated current program status register 5 dedicated saved program status registers 30 general purpose registers

Page 14: Arm Processor

14TM 1439v10 The ARM Architecture

Data processing Instructions

Consist of : Arithmetic: ADD ADC SUB SBC RSB

RSC Logical: AND ORR EOR BIC Comparisons: CMP CMN TST TEQ Data movement: MOV MVN

These instructions only work on registers, NOT memory.

Page 15: Arm Processor

15TM 1539v10 The ARM Architecture

Marketing

2005 – 90% Mobile Phone Processor Was ARM. 2010 – 95% Smart Phone, 35% Digital Television & Set-top Boxes. 2011 – Most Widely Used Arc. (32bit) in all Mobile phone & ES. 2013 – 10 Billion(1000 Crore) ARM Based Devices Produced. 2015 – 47 Billion (4700 Crore) ARM Based Chip Produced.

Page 16: Arm Processor

16TM 1639v10 The ARM Architecture

64-bit ARM

2012 – ARM Cortex A53 & A57. 2013 – Apple Developed First 64-bit Smartphone iPhone 5S(ARM v8) . 2014 – Google Nexus 9 (NVDIA TEGRA KI Processor). 2015 – Lenovo P90 (Intel 64-bit Atom).

Page 17: Arm Processor

17TM 1739v10 The ARM Architecture

OS Support

First 32-bit ARM Based Processor – Arthur OS

Page 18: Arm Processor

18TM 1839v10 The ARM Architecture

Embedded OS

Page 19: Arm Processor

19TM 1939v10 The ARM Architecture

Android & iOS

Page 20: Arm Processor

20TM 2039v10 The ARM Architecture

XL & Lumia OS

Page 21: Arm Processor

21TM 2139v10 The ARM Architecture

BlackBerry OS

Page 22: Arm Processor

22TM 2239v10 The ARM Architecture

Ubuntu Touch OS

Page 23: Arm Processor

23TM 2339v10 The ARM Architecture

Symbeian OS

Page 24: Arm Processor

24TM 2439v10 The ARM Architecture

Desktop OS Debian

Page 25: Arm Processor

25TM 2539v10 The ARM Architecture

Desktop OS - FreeBSD

Page 26: Arm Processor

26TM 2639v10 The ARM Architecture

Desktop OS - Fedora

Page 27: Arm Processor

27TM 2739v10 The ARM Architecture

Desktop OS - Open Suse

Page 28: Arm Processor

Recommended