ATMOSPHERIC RESEARCH PROJECT - Harvard UniversityC2P5.[7:0] C2P6.[7:0] CCLK CMDENBL_NOT CMDSTRB_NOT...

4-20-2005_16:20

ASHEET

1 1

AA

ATMOSPHERIC RESEARCH PROJECT

Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

H

GND

H

GND

XCHECKER TestH

1. M[2:0] 2. Vcc3. RT5. RD

4. GND

15. USER0 16. USER114. RESET12. INIT

13. CLKO

7. TRIG6. CCLK

11. CLKI9. DIN 10. PROG

8. DONE

Interface

CMDSTRB

EXPWR

EXPRD

EXPINTR

EXPACK

DATA[15:0]

ADDRESS[15:0]

CMDENBL

SUBBUS

64

H

CP1.[7:0]

CP2.[7:0]

CP3.[7:0]

CP4.[7:0]

CP5.[7:0]

CP6.[7:0]

CQ

digiocc

CCLK

DATA

CECEO

RESET/OE

XC17128

CP1.[7:0]

CP2.[7:0]

CP3.[7:0]

CP4.[7:0]

CP5.[7:0]

CP6.[7:0]

CQ

digiocc

ADDR_NOT[15:0]

C1CQ

C1P1.[7:0]

C1P2.[7:0]

C1P3.[7:0]

C1P4.[7:0]

C1P5.[7:0]

C1P6.[7:0]

C2CQ

C2P1.[7:0]

C2P2.[7:0]

C2P3.[7:0]

C2P4.[7:0]

C2P5.[7:0]

C2P6.[7:0]

CCLK

CMDENBL_NOT

CMDSTRB_NOT

DATA_NOT[15:0]

DIN

DONE

EXPACK_NOT

EXPRD_NOT

EXPWR_NOT

JP0JP1JP2

PROGRAM

XCHECK[16:1]

digbdxx

digio64 board

eil

3

64

1

2

U2XCHK10

XCHK8

XCHK6

XCHK9

JP2JP1

XCHK[16:1]

C2P1[7:0]

A_NOT[15:0]

C2P6[7:0]

C2P5[7:0]

C2P4[7:0]

C2P3[7:0]

C2P2[7:0]

C1P6[7:0]

C1P5[7:0]

C1P4[7:0]

C1P3[7:0]

C1P2[7:0]

C1P1[7:0]

D_NOT[15:0]

H

GND

4-20-2005_16:20

ASHEET

1 1

AA


Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

+5VH

11. CLKI

14. RESET

13. CLKO

15. USER0

16. USER1

8. DONE

7. TRIG

6. CCLK

5. RD

4. GND

3. RT

1. M-pins

2. Vcc

10. PROG

9. DIN

XCHECKER Test Interface

Connector DefinitionMR

MR

NO 1 of 1

A

12. INIT

1-18-2006_16:38

XCHECKER

R7

16JTST

15JTST

14JTST

13JTST

7JTST

5JTST

3JTST

8JTST

6JTST

9JTST

4JTST

2JTST

10JTST

1JTST

11JTST

12JTST

XCHECKER12

XCHECKER11

XCHECKER16

XCHECKER15

XCHECKER14

XCHECKER13

XCHECKER7

XCHECKER5

XCHECKER3

XCHECKER1

XCHECKER10

XCHECKER6

XCHECKER8

XCHECKER9XCHECKER[16:1]

Z1

DIG_GND

H

28V_BATH

ANA_GND

H

+28VH

+5VH

-15VH

4-20-2005_16:20

ASHEET

1 1

AA


Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

+15VH

28V

H

RTN

MR SUBBUS Connector Definition

4

MR

64SB1

63SB1

61SB1

45SB1

17SB1

18SB1

54SB1

EXPINTR

EXPACK56SB1

DATA[15:0]

DATA14

DATA13

DATA12

DATA11

DATA10

DATA9

DATA8

DATA7

DATA6

DATA5

DATA4

DATA3

DATA2

DATA1

DATA0

DATA15

ADDRESS[15:0]

ADDRESS3

ADDRESS14

ADDRESS13

ADDRESS12

ADDRESS11

ADDRESS10

ADDRESS9

ADDRESS8

ADDRESS7

ADDRESS6

ADDRESS5

ADDRESS4

ADDRESS2

ADDRESS1

ADDRESS0

ADDRESS15

5SB1

1SB1

2SB1

3SB1

4SB1

6SB1

10SB1

11SB1

12SB1

13SB1

14SB1

15SB1

16SB1

21SB1

22SB1

23SB1

24SB1

25SB1

26SB1

28SB1

29SB1

31SB1

32SB1

33SB1

34SB1

36SB1

30SB1

50SB1

52SB1

CMDSTRB

EXPWR

EXPRD

CMDENBL

20SB1

58SB1

59SB1

47SB1

49SB1

51SB1

53SB1

55SB1

35SB1

46SB1

48SB1

43SB1

37SB1

38SB1

39SB1

40SB1

41SB1

42SB1

9SB1

7SB1

8SB1

EXPEN6

EXPEN5

EXPEN4

EXPEN3

EXPEN2

EXPEN1

EXPEN0EXPEN[6:0]

27SB1

19SB1

62SB1

TERMPWR

44SB1

57SB1

60SB1

DIG_GND

H

A11

CSHEET

2-24-2004_14:14

ATMOSPHERIC RESEARCH PROJECTHARVARD UNIVERSITY

BA

De

21

ED

CB

A

C

C

PREPARED

CHECKED

ENGINEER

Code ID No.size

Scale

Drawing No. rev

TITLE

DateZone ltr Description

2

1

ApprovedRevisions

sheet of

digiocc

eil

50 J2

49 J248 J247 J246 J245 J244 J243 J242 J2

41 J240 J239 J238 J237 J236 J235 J234 J2

33 J232 J231 J230 J229 J228 J227 J226 J2

25 J224 J223 J222 J221 J220 J219 J218 J2

17 J216 J215 J214 J213 J212 J211 J210 J2

9 J28 J27 J26 J25 J24 J23 J22 J2

1 J2

CP6.7

CP6.6

CP6.5

CP6.4

CP6.3

CP6.2

CP6.1

CP6.0CP6.[7:0]

CP5.7

CP5.6

CP5.5

CP5.4

CP5.3

CP5.2

CP5.1

CP5.0CP5.[7:0]

CP4.7

CP4.6

CP4.5

CP4.4

CP4.3

CP4.2

CP4.1

CP4.0CP4.[7:0]

CP3.7

CP3.6

CP3.5

CP3.4

CP3.3

CP3.2

CP3.1

CP3.0CP3.[7:0]

CP2.7

CP2.6

CP2.5

CP2.4

CP2.3

CP2.2

CP2.1

CP2.0CP2.[7:0]

CP1.7

CP1.6

CP1.5

CP1.4

CP1.3

CP1.2

CP1.1

CP1.0CP1.[7:0]

CQ

PWR

QNA

NOT

10-2-2002_11:40

BSHEET

1 1

A

DescriptionltrZone DateRevisions

PREPARED

CHECKED

ENGINEER

Code ID No.size

sheetScale

Drawing No. rev

4

3

2

1

DCBA

A B C D

2

3

4

HARVARD UNIVERSITYATMOSPHERIC RESEARCH PROJECT

B

TITLE

Approved

of

C

B Q

A

OR3

A

C

QNB

NOR3

A

BQ

AND2

A

DSBL

Q

TRIBUF

54HC163

ENP

QB

QD

QC

RCO

QAA

B

C

CKLOAD CLR

ENT

D

QNA

NOT

MRFor simulation Purposes OnlyMock XC17128

CEO

CE

CCLK

U?

DATA

RESET

7

13

11

12

15

143

4

5

2

9 1

10

6

DIG_GND

H

A11

CSHEET

2-24-2004_14:14


BA

De

21

ED

CB

A

C

C

PREPARED

CHECKED

ENGINEER

Code ID No.size

Scale

Drawing No. rev

TITLE


2

1

ApprovedRevisions

sheet of

digiocc

eil

50 J2

49 J248 J247 J246 J245 J244 J243 J242 J2

41 J240 J239 J238 J237 J236 J235 J234 J2

33 J232 J231 J230 J229 J228 J227 J226 J2

25 J224 J223 J222 J221 J220 J219 J218 J2

17 J216 J215 J214 J213 J212 J211 J210 J2

9 J28 J27 J26 J25 J24 J23 J22 J2

1 J2

CP6.7

CP6.6

CP6.5

CP6.4

CP6.3

CP6.2

CP6.1

CP6.0CP6.[7:0]

CP5.7

CP5.6

CP5.5

CP5.4

CP5.3

CP5.2

CP5.1

CP5.0CP5.[7:0]

CP4.7

CP4.6

CP4.5

CP4.4

CP4.3

CP4.2

CP4.1

CP4.0CP4.[7:0]

CP3.7

CP3.6

CP3.5

CP3.4

CP3.3

CP3.2

CP3.1

CP3.0CP3.[7:0]

CP2.7

CP2.6

CP2.5

CP2.4

CP2.3

CP2.2

CP2.1

CP2.0CP2.[7:0]

CP1.7

CP1.6

CP1.5

CP1.4

CP1.3

CP1.2

CP1.1

CP1.0CP1.[7:0]

CQ

DIG_GND

H

+5VH

A11

CSHEET

2-24-2004_14:14


BA

De

21

ED

CB

A

C

C

PREPARED

CHECKED

ENGINEER

Code ID No.size

Scale

Drawing No. rev

TITLE


2

1

ApprovedRevisions

sheet of

-AD

DR

ES

S_P

AD

S\P

AD

0

-ADDRESS_PADS\PAD1

-ADDRESS_PADS\PAD10-ADDRESS_PADS\PAD11

-AD

DR

ES

S_P

AD

S\P

AD

12-A

DD

RE

SS

_PA

DS

\PA

D13

-AD

DR

ES

S_P

AD

S\P

AD

14-A

DD

RE

SS

_PA

DS

\PA

D15

-ADDRESS_PADS\PAD2-ADDRESS_PADS\PAD3-ADDRESS_PADS\PAD4-ADDRESS_PADS\PAD5-ADDRESS_PADS\PAD6-ADDRESS_PADS\PAD7-ADDRESS_PADS\PAD8-ADDRESS_PADS\PAD9

-CMDENABLE-CMDSTROBE-DATA_PADS\PAD0-DATA_PADS\PAD1

-DATA_PADS\PAD10-DATA_PADS\PAD11-DATA_PADS\PAD12-DATA_PADS\PAD13-DATA_PADS\PAD14-DATA_PADS\PAD15

-DATA_PADS\PAD2-DATA_PADS\PAD3-DATA_PADS\PAD4-DATA_PADS\PAD5-DATA_PADS\PAD6-DATA_PADS\PAD7-DATA_PADS\PAD8-DATA_PADS\PAD9

-EXPACK

-JUMPER_PADS\PAD0-JUMPER_PADS\PAD1-JUMPER_PADS\PAD2

-READ-WRITE

CCLK

CLK0CLK1

CONNECTOR1\CMD_QUALIFIERCONNECTOR1\PORT1\PORT_PADS\PAD0CONNECTOR1\PORT1\PORT_PADS\PAD1CONNECTOR1\PORT1\PORT_PADS\PAD2CONNECTOR1\PORT1\PORT_PADS\PAD3CONNECTOR1\PORT1\PORT_PADS\PAD4CONNECTOR1\PORT1\PORT_PADS\PAD5CONNECTOR1\PORT1\PORT_PADS\PAD6CONNECTOR1\PORT1\PORT_PADS\PAD7CONNECTOR1\PORT2\PORT_PADS\PAD0CONNECTOR1\PORT2\PORT_PADS\PAD1CONNECTOR1\PORT2\PORT_PADS\PAD2CONNECTOR1\PORT2\PORT_PADS\PAD3CONNECTOR1\PORT2\PORT_PADS\PAD4CONNECTOR1\PORT2\PORT_PADS\PAD5CONNECTOR1\PORT2\PORT_PADS\PAD6CONNECTOR1\PORT2\PORT_PADS\PAD7CONNECTOR1\PORT3\PORT_PADS\PAD0CONNECTOR1\PORT3\PORT_PADS\PAD1CONNECTOR1\PORT3\PORT_PADS\PAD2CONNECTOR1\PORT3\PORT_PADS\PAD3CONNECTOR1\PORT3\PORT_PADS\PAD4CONNECTOR1\PORT3\PORT_PADS\PAD5CONNECTOR1\PORT3\PORT_PADS\PAD6CONNECTOR1\PORT3\PORT_PADS\PAD7CONNECTOR1\PORT4\PORT_PADS\PAD0CONNECTOR1\PORT4\PORT_PADS\PAD1CONNECTOR1\PORT4\PORT_PADS\PAD2CONNECTOR1\PORT4\PORT_PADS\PAD3CONNECTOR1\PORT4\PORT_PADS\PAD4CONNECTOR1\PORT4\PORT_PADS\PAD5CONNECTOR1\PORT4\PORT_PADS\PAD6CONNECTOR1\PORT4\PORT_PADS\PAD7CONNECTOR1\PORT5\PORT_PADS\PAD0CONNECTOR1\PORT5\PORT_PADS\PAD1CONNECTOR1\PORT5\PORT_PADS\PAD2CONNECTOR1\PORT5\PORT_PADS\PAD3CONNECTOR1\PORT5\PORT_PADS\PAD4CONNECTOR1\PORT5\PORT_PADS\PAD5CONNECTOR1\PORT5\PORT_PADS\PAD6CONNECTOR1\PORT5\PORT_PADS\PAD7CONNECTOR1\PORT6\PORT_PADS\PAD0CONNECTOR1\PORT6\PORT_PADS\PAD1CONNECTOR1\PORT6\PORT_PADS\PAD2CONNECTOR1\PORT6\PORT_PADS\PAD3CONNECTOR1\PORT6\PORT_PADS\PAD4CONNECTOR1\PORT6\PORT_PADS\PAD5CONNECTOR1\PORT6\PORT_PADS\PAD6CONNECTOR1\PORT6\PORT_PADS\PAD7CONNECTOR2\CMD_QUALIFIERCONNECTOR2\PORT1\PORT_PADS\PAD0CONNECTOR2\PORT1\PORT_PADS\PAD1CONNECTOR2\PORT1\PORT_PADS\PAD2CONNECTOR2\PORT1\PORT_PADS\PAD3CONNECTOR2\PORT1\PORT_PADS\PAD4CONNECTOR2\PORT1\PORT_PADS\PAD5CONNECTOR2\PORT1\PORT_PADS\PAD6CONNECTOR2\PORT1\PORT_PADS\PAD7CONNECTOR2\PORT2\PORT_PADS\PAD0CONNECTOR2\PORT2\PORT_PADS\PAD1CONNECTOR2\PORT2\PORT_PADS\PAD2CONNECTOR2\PORT2\PORT_PADS\PAD3CONNECTOR2\PORT2\PORT_PADS\PAD4CONNECTOR2\PORT2\PORT_PADS\PAD5CONNECTOR2\PORT2\PORT_PADS\PAD6CONNECTOR2\PORT2\PORT_PADS\PAD7CONNECTOR2\PORT3\PORT_PADS\PAD0CONNECTOR2\PORT3\PORT_PADS\PAD1CONNECTOR2\PORT3\PORT_PADS\PAD2CONNECTOR2\PORT3\PORT_PADS\PAD3CONNECTOR2\PORT3\PORT_PADS\PAD4CONNECTOR2\PORT3\PORT_PADS\PAD5CONNECTOR2\PORT3\PORT_PADS\PAD6CONNECTOR2\PORT3\PORT_PADS\PAD7CONNECTOR2\PORT4\PORT_PADS\PAD0CONNECTOR2\PORT4\PORT_PADS\PAD1CONNECTOR2\PORT4\PORT_PADS\PAD2CONNECTOR2\PORT4\PORT_PADS\PAD3CONNECTOR2\PORT4\PORT_PADS\PAD4CONNECTOR2\PORT4\PORT_PADS\PAD5CONNECTOR2\PORT4\PORT_PADS\PAD6CONNECTOR2\PORT4\PORT_PADS\PAD7CONNECTOR2\PORT5\PORT_PADS\PAD0CONNECTOR2\PORT5\PORT_PADS\PAD1CONNECTOR2\PORT5\PORT_PADS\PAD2CONNECTOR2\PORT5\PORT_PADS\PAD3CONNECTOR2\PORT5\PORT_PADS\PAD4CONNECTOR2\PORT5\PORT_PADS\PAD5CONNECTOR2\PORT5\PORT_PADS\PAD6CONNECTOR2\PORT5\PORT_PADS\PAD7CONNECTOR2\PORT6\PORT_PADS\PAD0CONNECTOR2\PORT6\PORT_PADS\PAD1CONNECTOR2\PORT6\PORT_PADS\PAD2CONNECTOR2\PORT6\PORT_PADS\PAD3CONNECTOR2\PORT6\PORT_PADS\PAD4CONNECTOR2\PORT6\PORT_PADS\PAD5CONNECTOR2\PORT6\PORT_PADS\PAD6CONNECTOR2\PORT6\PORT_PADS\PAD7

DIN

DONE

M0M1M2

PROGRAM

RD

RESET

RT

TRIG

USER0USER1

PKG_TYPE=PG191DEVICE=XC4003H-5

eil

digbdxxN16

P18

V17U16

V16

T15

U15

V15

P17P16R18T18R17U18T17T16

V2V3U14V14

V10U10V9U9V8T9

U13V13U12V12T11U11T10V11

U1

R1R2T1

V4U4

V1

U5U6

N18P1N1N2N3M1M2L1L2L3K1K2K3J1J2J3H1H2H3G1G2F1F2F3E1E2E3D1D2B1C1B2C2A3B3C3A4C4A5B5C5A6B6C6A7A8B8C8A9A2C9A10B10C10A11B11C11A12B12A13B13C13A14B14C14A15B15A16B16A17B17B18C17C18D17D18E16E17E18F16F17F18G17G18H16H17H18J17J18K16K17K18L16L17L18M17M18N17

U3

U17

A18C15C16

V18

U7

V5

V7

V6

T5T4 XCHECK16

XCHECK15XCHECK14XCHECK13XCHECK11XCHECK7

XCHECK3XCHECK5

XCHECK1

XCHECK[16:1]

CMDSTRB_NOT

ADDR_NOT5

AD

DR

_NO

T14

AD

DR

_NO

T15

AD

DR

_NO

T13

AD

DR

_NO

T12

AD

DR

_NO

T0

ADDR_NOT1ADDR_NOT2ADDR_NOT3ADDR_NOT4

ADDR_NOT6ADDR_NOT7ADDR_NOT8ADDR_NOT9ADDR_NOT10ADDR_NOT11ADDR_NOT[15:0]

C1CQ

JP2JP1JP0

C2P3.5C2P3.6

C2P3.4C2P3.3C2P3.2C2P3.1

C2P3.[7:0]

C2P3.0

C2P3.7

C8C7C6C5C4C3

DONE

CMDENBL_NOT

DATA_NOT0DATA_NOT1DATA_NOT2DATA_NOT3DATA_NOT4DATA_NOT5DATA_NOT6DATA_NOT7DATA_NOT8DATA_NOT9DATA_NOT10DATA_NOT11DATA_NOT12DATA_NOT13DATA_NOT14DATA_NOT15DATA_NOT[15:0]EXPACK_NOTEXPRD_NOTEXPWR_NOT

C1P1.0

C1P1.[7:0]

C1P1.1C1P1.2C1P1.3C1P1.4C1P1.5

C1P1.7C1P1.6

C1P2.0

C1P2.[7:0]

C1P2.1C1P2.2C1P2.3C1P2.4C1P2.5C1P2.6C1P2.7C1P3.0

C1P3.[7:0]

C1P3.1C1P3.2

C1P3.4C1P3.5

C1P3.7C1P3.6

C1P3.3

C1P4.0

C1P4.[7:0]


C1P5.[7:0]


C1P6.[7:0]

C1P6.1C1P6.2C1P6.3C1P6.4C1P6.5

C1P6.7C1P6.6

C2CQC2P1.0C2P1.1C2P1.2C2P1.3C2P1.4C2P1.5

C2P1.7C2P1.6

C2P1.[7:0]C2P2.0

C2P2.[7:0]

C2P2.1C2P2.2C2P2.3C2P2.4C2P2.5C2P2.6C2P2.7

C2P4.0

C2P4.[7:0]


C2P5.[7:0]

C2P5.1C2P5.2C2P5.3C2P5.4C2P5.5C2P5.6C2P5.7

CCLKDINPROGRAM

C1 C2

C2P6.1C2P6.2C2P6.3C2P6.4C2P6.5C2P6.6

C2P6.0

C2P6.[7:0] C2P6.7

RE

F

DA

TA

SH

RE

RE

F

DA

TA

SH

RE

RE

F

DA

TA

SH

RE

REF

DATA

SHRE

REF

DATA

SHRE

REF

DATA

SHREREF

DATA

SHRE

REF

DATA

SHRE

C

B Q

A

OR3

A

C

B Q

AND3

C

B Q

A

OR3

C

B Q

A

OR3

D

A

B

C Q

QN

DAND4

QNA

NOTA

C

B Q

AND3

A

C

B Q

AND3

A

C

B Q

AND3

A

B

C

QN

NAND3

A

C

B Q

AND3

A

Q

D

C

B

AND4

EQN

A

D

H

G

F

B

C

NOR8

H

G

F

E

D

C

B

A

Q

AND8

C

B Q

A

OR3

QNB

A

NOR2

A

BQ

AND2

A

BQ

AND2

A

BQ

AND2

A

BQ

AND2

BQN

A

NAND2

A

BQ

AND2

QNB

A

NOR2

D

QNC

B

A

NAND4

PE

CK

PD

D

RCLR

PRE S

QN

Q

UDFDL

PE

CK

PD

D

RCLR

PRE S

QN

Q

UDFDL

PE

CK

PD

D

RCLR

PRE S

QN

Q

UDFDL

PE

CK

PD

D

RCLR

PRE S

QN

Q

UDFDL

QNA

NOT

54HC163

Copyright (c) 1985-1992 Viewlogic Systems, Inc.

TPLH=@ENTTORCO0

TPHL=@ENTTORCO1

TPOSC=@CLK_PULSE1

TNEGC=@CLK_PULSE0

TPLHCQ=@CLKTOQ1

TPHLCQ=@CLKTOQ0

TPLHCQN=@CLKTORCO0

TPHLCQN=@CLKTORCO1

TPHLCQN=@CLKTORCO1

TPLHCQN=@CLKTORCO0

TPHLCQ=@CLKTOQ0

TPLHCQ=@CLKTOQ1

TPLHCQ=@CLKTOQ1

TPHLCQ=@CLKTOQ0

TPLHCQN=@CLKTORCO0

TPHLCQN=@CLKTORCO1

TPHLCQN=@CLKTORCO1

TPLHCQN=@CLKTORCO0

TPHLCQ=@CLKTOQ0

TPLHCQ=@CLKTOQ1

CLR

FLOATVAL = 1

FLOATVAL = 0

TSU=@TSU_DATA

THOLD=@THOLD_DATA

TSU=@TSU_LOAD

THOLD=@THOLD_LOADTHOLD=@THOLD_CLR

TSU=@TSU_CLR

THOLD=@THOLD_ENT

TSU=@TSU_ENT

TSU=@TSU_ENP

THOLD=@THOLD_ENP

TS

U=

@T

SU

_DA

TA

TH

OLD

=@

TH

OLD

_DA

TA

B

TS

U=

@T

SU

_DA

TA

TH

OLD

=@

TH

OLD

_DA

TA

C

TH

OLD

=@

TH

OLD

_DA

TA

TS

U=

@T

SU

_DA

TA

D

QD

QC

QB

QA

RCO

A

LOAD

ENP

ENT

CK

XBLOX_BUSELEM

ELEMENT

OR4

OR4

SUBMAIN

SUB_STARTS_AT=

SLICE

XBLOX_BUSELEM

ELEMENTXBLOX_BUS

ELEM

ELEMENTXBLOX_BUS

ELEM

ELEMENTXBLOX_BUS

ELEM

ELEMENTXBLOX_BUS

ELEM

ELEMENTXBLOX_BUS

ELEM

ELEMENT

IBUF

INV

INV

ENCODING=

FLOAT_VAL=

INPUTS

Q3

Q2

Q1Q4

GTS

GSR

DONEINCLK

STARTUP

AND2

XBLOX_BUSELEM

ELEMENT

IPAD

ENCODING=

INPUTS

IE

OUTPUTS

OE

FLOAT_VAL=

ACTIVELOW

BIDIR_IO

O I

INVMASK=

INVBUS

XBLOX_BUS

BUS_DEF

NAND2

NAND2

IPAD

IPAD

A11

CSHEET

2-24-2004_14:14


BA

De

21

ED

CB

A

C

C

PREPARED

CHECKED

ENGINEER

Code ID No.size

Scale

Drawing No. rev

TITLE


2

1

ApprovedRevisions

sheet of

CONN_DATA

CONN_SEL

PORT_ADDR

RD

WR

CMDENABLE

CMDSTROBE

digconn

rotcennoC

OI

OE ACTIVELOW

TRISTATE

OI

INVMASK=

INVBUS

SUBMAIN

SUB_STARTS_AT=

SLICE

OVFL

FUNC

C_OUT

C_IN

B

ADD_SUB

A

STYLE=

ADD_SUB

OI

INVMASK=

INVBUS

SUBMAIN

SUB_STARTS_AT=

SLICE

A_EQ_B

A_NE_B

A_LT_B

A_GT_B

A_LE_B

A_GE_B

A

B

STYLE=

COMPARE

AND3FORCE

A_EQ_B

A_NE_B

A_LT_B

A_GT_B

A_LE_B

A_GE_B

A

B

STYLE=

COMPARE

A_EQ_B

A_NE_B

A_LT_B

A_GT_B

A_LE_B

A_GE_B

A

B

STYLE=

COMPARE

XBLOX_BUS

BUS_DEF

D_OUTSEL

EN ERRORSEL_

DECODE

XBLOX_BUS

BUS_DEF

IPAD

OI

INVMASK=

INVBUS

INV

T

OBUFTOPAD

IBUF

IBUF

IBUF BUFGS

BUFGS

OR

2

FORCE

ENCODING=

INPUTS

CONN_DATA

CONN_SEL

PORT_ADDR

RD

WR

CMDENABLE

CMDSTROBE

digconn

rotcennoC

digio.1

eil

Digio Xilinx Chip

CONNECTOR1

JUMPERS_NOTJUMPER_PADS

BOUNDS=2:0FLOAT_VAL=PULLUP

VALUE=2#010#

ENCODING=UBINBOUNDS=2:0

NUM_OF_CONNECTORS_CONSTANT

POS_ADDR

PORT_ADDR

DATA_I

DATA_IN

ENCODING=ONE_HOTBOUNDS=7:0

CONN_SEL

BOUNDS=15:0ENCODING=UBIN

DATA

VALUE=2#1000#


PARTITION_ADDRESS_CONSTANT

PART_ADDR_CONST

NUM_CONNS

SLICE=11:8SUB=3:0

CONN_ADDR_HI_LIM

PART_ADDR

SUB=4:1SLICE=4:1

CMDENABLE

CMDSTROBE

READ

JUMPERS

ADDRESS

CONNECTOR2


BOUNDS=15:0

DATA_PADS

WRITE

CONN_ADDR

ELEM=0

DATA_OUT

ADDRESS_PADS

BOUNDS=15:0

EXPACK

ELEM=2

ELEM=3

ELEM=4

ELEM=5

ELEM=6

ELEM=7

SLICE=7:5SUB=2:0

ELEM=1

XBLOX_BUSELEM

ELEMENT

O I

OEACTIVELOW

TRISTATE

SUBMAIN

SUB_STARTS_AT=

SLICE

SUBMAIN

SUB_STARTS_AT=

SLICE

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

SUB MAIN

SUB_STARTS_AT=

SLICE

SUB MAIN

SUB_STARTS_AT=

SLICE

SUB MAIN

SUB_STARTS_AT=

SLICE

SUBMAIN

SUB_STARTS_AT=

SLICE

O I

OEACTIVELOW

TRISTATE

SUB MAIN

SUB_STARTS_AT=

SLICE

SUBMAIN

SUB_STARTS_AT=

SLICE

SUBMAIN

SUB_STARTS_AT=

SLICE

SUBMAIN

SUB_STARTS_AT=

SLICE

OR2

OR2

OR2

NAND2

NAND2

NAND2

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

O I

OEACTIVELOW

TRISTATE

O I

OEACTIVELOW

TRISTATE

XBLOX_BUS

BUS_DEF

SUBMAIN

SUB_STARTS_AT=SUB=

SLICE

SUBMAIN

SUB_STARTS_AT=SUB=

SLICE

D_OUTSEL

EN ERRORSEL_

DECODE

A11

CSHEET

2-24-2004_14:14


BA

De

21

ED

CB

A

C

C

PREPARED

CHECKED

ENGINEER

Code ID No.size

Scale

Drawing No. rev

TITLE


2

1

ApprovedRevisions

sheet of

AND2

AND2

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

D_OUTSEL

EN ERRORSEL_

DECODE

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

OR2

OR2

AND2

SUBMAIN

SUB_STARTS_AT=

SLICE

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

SUBMAIN

SUB_STARTS_AT=

SLICE

XBLOX_BUS

BUS_DEF

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

AND2

AND2

AND2

AND2

AND2

AND2

AND2

AND2

AND2

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

SUBMAIN

SUB_STARTS_AT=

SLICE

OBUFOPAD

O I

OEACTIVELOW

TRISTATE

BOUNDS=ENCODING=

FORCE

BOUNDS=ENCODING=

FORCE

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

XBLOX_BUSELEM

ELEMENT

S0

OD1

D0M2_1

PORT_DATA

CMDENABLE

WR

RD

PORT_SEL

PORT_CFG

><< >

<

<

<

<

>

>

>

>

<

<

<

<

Port

digport

Digio Connector part

digconn.1

eil

PORT1

RD

WR

HIGH_DATA

LOW_DATA

ELEM=0

ELEM=1

ELEM=2

ELEM=0

ELEM=1

ELEM=2

VALUE=2#00#

VERSION_HI_CONSTANT

VALUE=2#01#

VERSION_LO_CONSTANT

CMD_QUAL

SLICE=0:0SUB=0:0

ASYNC_VAL=2#111#SYNC_VAL=2#111#

PORT6

PORT5

PORT4

PORT3

PORT2

BOUNDS=3:0ENCODING=ONE_HOT

SLICE=15:8SUB=7:0

ELEM=3

ELEM=0PORTPAIR_SEL

WHICH_BYTE

SUB=7:0SLICE=7:0

ELEM=2

ELEM=1

PORTPAIRELEM=1

ELEM=2

ELEM=3

ELEM=0

PORT_ADDR

CONN_SEL

BYTE_SEL

SLICE=2:1

SLICE=4:3

ENCODING=ONE_HOTBOUNDS=3:0

HI_1

HI_2

LO_2

LO_1

SYNC_VAL=2#111#ASYNC_VAL=2#111#

CFG_HI

CFG_LO

CFG_STRB

CFG_STROBE

CFG_HIGH_PORT

CFG_LOW_PORT

SLICE=1:0SUB=1:0

SLICE=12:12SUB=0:0

SUB=1:0SLICE=9:8

SLICE=1:0SUB=1:0

SUB=0:0SLICE=4:4

SUB=0:0SLICE=2:2

SUB=1:0SLICE=1:0

SUB=0:0SLICE=2:2

SYNC_VAL=2#0#ASYNC_VAL=2#0#

V_01VERSION_LO

VERSION_HI V_00

SUB=1:0SLICE=14:13

CONN_DATA

SUB=1:0SLICE=6:5

CMD_QUALIFIER

ELEM=0

CMDENABLE

CMDSTROBE

INPUTS

IE

OUTPUTS

OEACTIVELOW

BIDIR_IO

AND2B1

AND2

4-20-2005_16:20

ASHEET

1 1

AA


Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

OR2

SYNC_VAL=ASYNC_VAL=

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

OI

INVMASK=

INVBUS

eil

digport.1

Digio Port Part

PORT_CFG

OUT_INV

PORT_DATA

LATCHED_OUTPUT

WR

CMDENABLE

RD

PORT_SEL

FLOAT_VAL=PULLUP

ENCODING=UBINBOUNDS=7:0 PORT_PADS

AND2B1

OR2

AND2

Sheet Size: A

B

A

1

1234

234

B

A

Rev:

Ver:

Title:

Comments:

Date:

Copyright (c) 1993, Xilinx Inc.drawn by KS

14th December 1992

XC4000 Family M2_1 Macro

1

A

2-to-1 Multiplexer

O

M0

M1

D0

D1

S0

INPUTS

IE

OUTPUTS

OEACTIVELOW

BIDIR_IO

AND2B1

AND2

4-20-2005_16:20

ASHEET

1 1

AA


Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

OR2

SYNC_VAL=ASYNC_VAL=

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

OI

INVMASK=

INVBUS

eil

digport.1

Digio Port Part

PORT_CFG

OUT_INV

PORT_DATA

LATCHED_OUTPUT

WR

CMDENABLE

RD

PORT_SEL

FLOAT_VAL=PULLUP


AND2B1

OR2

AND2

Sheet Size: A

B

A

1

1234

234

B

A

Rev:

Ver:

Title:

Comments:

Date:

Copyright (c) 1993, Xilinx Inc.drawn by KS

14th December 1992

XC4000 Family M2_1 Macro

1

A

2-to-1 Multiplexer

O

M0

M1

D0

D1

S0

INPUTS

IE

OUTPUTS

OEACTIVELOW

BIDIR_IO

AND2B1

AND2

4-20-2005_16:20

ASHEET

1 1

AA


Drawing No.

TITLE

HARVARD UNIVERSITY

Code ID No.size

Scale sheet

ENGINEER

CHECKED

PREPARED5

4

3

2

1

5

4

3

2

1

A B

A B

rev

of

OR2

SYNC_VAL=ASYNC_VAL=

CLK_EN

D_IN

ASYNC_CTRL

Q_OUT

SYNC_CTRL

CLOCK

STYLE=

DATA_REG

OI

INVMASK=

INVBUS

eil

digport.1

Digio Port Part

PORT_CFG

OUT_INV

PORT_DATA

LATCHED_OUTPUT

WR

CMDENABLE

RD

PORT_SEL

FLOAT_VAL=PULLUP


digiobd Sheet 1xchecker Sheet 1subbus Sheet 1digiocc Sheet 1xc17128 Sheet 154hc163 Sheet 1

digiocc Sheet 1digbdxx Sheet 1digio Sheet 1digconn Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1m2_1 Sheet 1digport Sheet 1

digconn Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1digport Sheet 1m2_1 Sheet 1digport Sheet 1

Date post:	31-Jan-2021
Category:	Documents
Upload:	others
View:	0 times
Download:	0 times

ATMOSPHERIC RESEARCH PROJECT - Harvard UniversityC2P5.[7:0] C2P6.[7:0] CCLK CMDENBL_NOT CMDSTRB_NOT...

Documents