Date post: | 06-Apr-2018 |
Category: |
Documents |
Upload: | brendan-burr |
View: | 233 times |
Download: | 0 times |
of 14
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
1/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
1
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
2/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
2
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
3/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
3
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
4/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
4
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
5/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
5
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
6/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
6
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
7/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
7
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
8/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
Task 1
ELEX 2A323.1
3.2Input Output Function
B A F1 F2 F3 F4 F5 F6 F7
0 0 1 1 0 0 1 0 1
0 1 1 0 0 1 0 1 0
1 0 1 - 0 1 0 1 0
1 1 0 - 1 1 0 0 1
3.3Output
FunctionLogic
Function
F1 NAND
F2 NOT
F3 AND
F4 OR
F5 NOR
F6 EX-OR
F7 EX-NOR
3.4
NAND Gate Chip Number 74HC00N
Logic Family TTL
8
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
9/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
Task 2
ELEX 4B25
5.1R1 = 6K8 R2 = 4K7 C1 = 1F C2 = 1F
5.3Waveform at pin 6 - Test Point A Measured from cro
Maximum Voltage Level (Volts) 6V
Minimum Voltage Level (Volts) 3V
Peak to Peak Voltage Level (Volts) 3V
Waveform at the output pin 3 Measured from cro
Maximum Voltage Level (Volts) 9V
Minimum Voltage Level (Volts) 0VTime Period in secs of High Level [Mark] (t1) 8mS
Time Period in secs of Low Level [Space](t2) 3mS
Periodic Time in secs (T) 11mS
Frequency in Hz (f) 90.91Hz
9
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
10/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
Measured from cro
Maximum voltage at pin 3 6V
Minimum voltage at pin 3 3V
Calculated from aboveRatio of maximum voltage at pin 6 / Vcc 2:3
Ratio of minimum voltage at pin 6 / Vcc 1:3
6.1 Measured Calculated
Mark time t1 (secs) 0.008 0.00805
Space time t2 (secs) 0.003 0.00329
Periodic time T (secs) 0.011 0.01134
M.S.R 2.7 : 1 2.44 : 1
Duty cycle % 0.727 0.7099
Frequency (Hz) 90.91 89.506
( )
( )
00805.0
101470068007.0
7.0
1
6
1
1211
=
+=
+=
t
t
CRRt
00329.0
10147007.0
7.0
2
6
2
122
=
=
=
t
t
CRt
1:4468.2..
00329.0
00805.0..
1:..
2
1
=
=
=
RSM
RSM
t
tRSM
( )( )
( )( )
01134.0
1014700268007.0
27.0
6
121
=
+=
+=
T
T
T
P
P
CRRP
( )( )
( )( )
Hzf
f
CRRf
50617284.89
101470026800
45.1
2
45.1
6
121
=
+
=
+
=
10
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
11/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
7.1Explain the difference if any, between your calculated values andmeasured values.
It is difficult to read the graph precisely, so the inaccuracies have
most likely come from this limitation.
7.2What happens when pin 4 is connected to 0V?
Due to pin 4 being the reset, it is impossible to reset the chip. Thisresults in no cycles and therefore the chip stays at a continuous 0V.
7.3What happens to the frequency when C1 is decreased in an astablecircuit?
The frequency increases whenever the capacitor C1 is decreased.
11
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
12/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
Task 3
ELEX 2A30
Voltage at the collector or TR1 3.66V
Voltage at the base of TR2 -1.04VVoltage at the collector or TR3 0.88V
Voltage at the base of TR3 0.52V
Potential difference across R3 8.99V
Current drawn from the DC supply by the circuit 7.50mA
Peak to peak voltage at collector of TR1 8 Volts
Periodic Time 3.1 x 10-3
Mark to Space ratio 1:1
Calculated Frequency 328.94 Hz
Measured Frequency 322.58 Hz
5.3.3
12
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
13/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
5.3.5
13
8/2/2019 BTEC NC - Electronics - Software Simulation of Analogue and Digital Circuits
14/14
Brendan Burr BTEC National Certificate in ElectronicsSoftware Simulation of Analogue & Digital Circuits
5.3.7
5.3.10Frequency of waveform at thecollector at TR3
625Hz
Mark to Space Ratio at thewaveform at the collector ofTR3
16:1
Frequency:
14
1:6
0625.0
10625.
0625.0
600
00
1
=
S
S
( )Hz
PT
625
105002.3
1
1
6
=
=