+ All Categories
Home > Documents > Ch01 (Floyd)

Ch01 (Floyd)

Date post: 21-Apr-2015
Category:
Upload: twchan69
View: 265 times
Download: 0 times
Share this document with a friend
54
Figure 1--1 Graph of an analog quantity (temperature versus time). Thomas L. Floyd Digital Fundamentals with VHDL Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.
Transcript
Page 1: Ch01 (Floyd)

Figure 1--1 Graph of an analog quantity (temperature versus time).

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 2: Ch01 (Floyd)

Figure 1--2 Sampled-value representation (quantization) of the analog quantity in Figure 1-1. Each value represented by a dot can be digitized by representing it as a digital code that consists of a series of 1s and 0s.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 3: Ch01 (Floyd)

Figure 1--3 A basic audio public address system.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 4: Ch01 (Floyd)

Figure 1--4 Basic principle of a CD player. Only one channel is shown.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 5: Ch01 (Floyd)

Figure 1--5 Logic level ranges of voltage for a digital circuit.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 6: Ch01 (Floyd)

Figure 1--6 Ideal pulses.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 7: Ch01 (Floyd)

Figure 1--7 Nonideal pulse characteristics.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 8: Ch01 (Floyd)

Figure 1--8 Examples of digital waveforms.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 9: Ch01 (Floyd)

Figure 1--9

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 10: Ch01 (Floyd)

Figure 1--10 Example of a clock waveform synchronized with a waveform representation of a sequence of bits.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 11: Ch01 (Floyd)

Figure 1--11 Example of a timing diagram.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 12: Ch01 (Floyd)

Figure 1--12 Illustration of serial and parallel transfer of binary data. Only the data lines are shown.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 13: Ch01 (Floyd)

Figure 1--13

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 14: Ch01 (Floyd)

Figure 1--14

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 15: Ch01 (Floyd)

Figure 1--15 The basic logic operations and symbols.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 16: Ch01 (Floyd)

Figure 1--16 The NOT operation.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 17: Ch01 (Floyd)

Figure 1--17 The AND operation.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 18: Ch01 (Floyd)

Figure 1--18 The OR operation.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 19: Ch01 (Floyd)

Figure 1--19 The comparison function.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 20: Ch01 (Floyd)

Figure 1--20 The addition function.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 21: Ch01 (Floyd)

Figure 1--21 An encoder used to encode a calculator keystroke into a binary code for storage or for calculation.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 22: Ch01 (Floyd)

Figure 1--22 A decoder used to convert a special binary code into a 7-segment decimal readout.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 23: Ch01 (Floyd)

Figure 1--23 Illustration of a basic multiplexing/demultiplexing application.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 24: Ch01 (Floyd)

Figure 1--24 Example of the operation of a 4-bit serial shift register. Each block represents one storage “cell” or flip-flop.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 25: Ch01 (Floyd)

Figure 1--25 Example of the operation of a 4-bit parallel shift register.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 26: Ch01 (Floyd)

Figure 1--26 Illustration of basic counter operation.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 27: Ch01 (Floyd)

Figure 1--27 Block diagram of a tablet-counting and bottling control system.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 28: Ch01 (Floyd)

Figure 1--28 Cutaway view of one type of fixed-function IC package showing the chip mounted inside, with connections to input and output pins.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 29: Ch01 (Floyd)

Figure 1--29 Examples of through-hole and surface-mounted devices. The DIP is larger than the SOIC with the same number of leads. This particular DIP is approximately 0.785 in. long, and the SOIC is approximately 0.385 in. long.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 30: Ch01 (Floyd)

Figure 1--30 Examples of SMT package configurations.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 31: Ch01 (Floyd)

Figure 1--31 Pin numbering for two standard types of IC packages. Top views are shown.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 32: Ch01 (Floyd)

Figure 1--32 Typical SPLD package.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 33: Ch01 (Floyd)

Figure 1--33 Typical CPLD packages.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 34: Ch01 (Floyd)

Figure 1--34 A simplified representation of a fixed-function logic implementation of the system in Figure 1-27. A few interconnections are arbitrarily shown for illustration only.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 35: Ch01 (Floyd)

Figure 1--35 Basic programming setup for a PLD installed on a circuit board.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 36: Ch01 (Floyd)

Figure 1--36 General VHDL programming process.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 37: Ch01 (Floyd)

Figure 1--37 Steps in applying development software to program a PLD.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 38: Ch01 (Floyd)

Figure 1--38 An entity describes the logic function in terms of its inputs and outputs.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 39: Ch01 (Floyd)

Figure 1--39 Illustration of the relationship of the entity and the architecture in the description of a logic function.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 40: Ch01 (Floyd)

Figure 1--40 Representation of a VHDL program with three entity/architectures and a package. The program has access to the library.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 41: Ch01 (Floyd)

Figure 1--41 Typical oscilloscopes. (Parts (a) and (c) copyright Tektronix, Inc. All rights reserved. Reproduced by permission. Part (b) courtesy of B&K Precision Corp.)

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 42: Ch01 (Floyd)

Figure 1--42 A typical dual-channel digital oscilloscope. Numbers below screen are arbitrary and are shown for illustration only.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 43: Ch01 (Floyd)

Figure 1--43

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 44: Ch01 (Floyd)

Figure 1--44 A typical dual-channel analog oscilloscope.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 45: Ch01 (Floyd)

Figure 1--45 Typical logic analyzers. (Copyright Tektronix, Inc. All rights reserved. Reproduced by permission.)

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 46: Ch01 (Floyd)

Figure 1--46 Illustration of how a logic probe is used to detect various voltage conditions at a given point in a circuit.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 47: Ch01 (Floyd)

Figure 1--47 Illustration of how a logic pulser and a current tracer can be used to apply a pulse to a given point and check for resulting current in another part of the circuit.

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 48: Ch01 (Floyd)

Figure 1--48 Typical test instruments. (Copyright Tektronix, Inc. All rights reserved. Reproduced by permission.)

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 49: Ch01 (Floyd)

Figure 1--49

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 50: Ch01 (Floyd)

Figure 1--50

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 51: Ch01 (Floyd)

Figure 1--51

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 52: Ch01 (Floyd)

Figure 1--52

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 53: Ch01 (Floyd)

Figure 1--53

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

Page 54: Ch01 (Floyd)

Figure 1--54

Thomas L. FloydDigital Fundamentals with VHDL

Copyright ©2003 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.


Recommended