+ All Categories
Home > Documents > Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Date post: 16-Dec-2015
Category:
Upload: quentin-chandler
View: 223 times
Download: 0 times
Share this document with a friend
20
Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Transcript
Page 1: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Chapter 11_2 (10_2 edition 8)

Sequential Circuits etc.

Page 2: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Read-Only Memory (ROM)

• Memory that is implemented with combinational circuits– Combinational circuits are often referred to as

“memoryless” circuits because their output depends only on their current input and no history of prior inputs is retained

Page 3: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Read-Only Memory (ROM)

• Memory unit that performs only the read operation– Binary information stored in a ROM is permanent

and is created during the fabrication process– A given input to the ROM (address lines) always

produces the same output (data lines)– Because the outputs are a function only of the

present inputs, ROM is a combinational circuit

Page 4: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Sequential Circuit

Current output depends not only

on the current input, but also on the past history

of inputs

Makes use of combinational

circuits

Sequential

Circuit

Page 5: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Sequential circuits• The flip-flop is a bi-stable device. • It exists of two states and in the absence

of input, remains in that state. • Thus the flip-flop can function as a 1-bit

memory.• The flip-flop has two outputs, which are

always complements of each other. • These are generally labelled as Q and Q

Page 6: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

The S-R Latch

Page 7: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

SR Characteristic table

Page 8: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

+NOR S-R Latch Timing Diagram

Page 9: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Clocked S-R Flip-flop

Page 10: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

D-Flip-flop

Page 11: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

J-K Flip Flop

Page 12: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Page 13: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

8-Bit parallel register

Page 14: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

5-Bit shift register

Page 15: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

CountersCounters are asynchronous or synchronous• Asynchronous

slowoutput of one flip-flop triggers change of status in next flip-flop

• Synchronous all flip-flops change state at same timefaster – used in CPUs

Page 16: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Page 17: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Page 18: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Page 19: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.
Page 20: Chapter 11_2 (10_2 edition 8) Sequential Circuits etc.

Irvine, Kip R. Assembly Language for Intel-Based Computers, 2003.

20

Printing this Slide ShowTo print this slide show with black characters on a white background, do the following:

• Select Print... from the File menu.• Select Handouts in the Print what drop-down box.• Select 2 or 3 in the Slides per page drop-down box.• Select the Pure black and white check box (optional)• Click on OK to begin printing.

Back to the title page


Recommended