Date post: | 03-Jan-2016 |
Category: |
Documents |
Upload: | rodolfo-arosemena |
View: | 146 times |
Download: | 13 times |
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cover Sheet
Custom
1 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Compal confidentialSchematics Document
Mobile Penryn uFCPGA with Intel
Cantiga_GM+ICH9-M core logic
2009-02-16REV:1.0
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Block Diagram
Custom
2 46Wednesday, February 18, 2009
2006/02/13 2006/03/10Compal Electronics, Inc.
Compal confidential
Thermal Sensor
EMC1402
Fan conn
Mobile Penryn
uFCPGA-478 CPU
FSB667/800/1066 MHz 1.05V
H_A#(3..35)
H_D#(0..63)
FCBGA 1329
Intel Cantiga MCH
DMI X4
BANK 0, 1, 2, 3DDR2 SO-DIMM X2
DDR2 800MHz 1.8V
Dual Channel
LPC BUS
DC/DC Interface CKT.
RTC CKT.
mBGA-676
Intel ICH9-M
Touch Pad CONN.Int.KBD
ENE
RTL8103EL
(10/100M)
RJ45/11 CONN
PCI-E BUS*4
LED
SATA HDD Connector
SATA Master-1
SATA Slave
C-Link
Codec_IDT92HD75BAudio CKT AMP & Audio Jack
TPA6047
USB conn x1
USB2.0 X12
Azalia
BT Conn
KB926
P6, 7, 8
P9,10, 11, 12, 13, 14
P15, 16
P20,21,22,23
P24
P25
P25
P21
P28 P29
P30
P33
P32
P32
P36
P06
P06
Montevina Consumer UMA
SPI
Clock Generator
SLG8SP553VP17
CK505 72QFN
CRT
LVDS Panel
Interface
P18
SATA Slave
P30e-SATA Connector
New Card
P26
HDMI P35
P19
Support V1.3P30
USB Camera
Capsense switch Conn
SATA ODD Connector
P19
P24
P31
SPI ROM
SST25VF080
MDCP28
Mini-Card
P26P26
Mini-CardWLAN WWAN
P33
P33
USB Board ConnP30
Finger printP30
USB port x2
5 in1 SlotP27
K/B backlight ConnP33
P24
ACCELEROMETER-1
ST
CardReaderP27
GM47
A
A
1 1
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Notes List
Custom
3 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
O MEANS ON X MEANS OFFVoltage Rails+0.75V
S3+3VSX
+3VALW +5VSS1 +2.5VS+CPU_CORE+VCCPpowerplane
OS5 S4/ Battery only
+BState +1.5VS+1.5V
S5 S4/AC & Batterydon't existS5 S4/AC+5VALW
S0
Symbol Note :: means Digital Ground: means Analog Ground@ : means just reserve , no build
SERIALEEPROMSMB_EC_CK2 SOURCEKB926 BATT ThermalSensor SODIMM CLK CHIPSMBUS Control TableSMB_CK_CLK1SMB_CK_DAT1 ICH9 MINI CARDSMB_EC_DA2SMB_EC_CK1SMB_EC_DA1LCD_CLKLCD_DAT Cantiga
LCDV 1 0 1 0 0 1 0 0A4I2C / SMBUS ADDRESSING1 0 1 0 0 0 0 0D2A0CLOCK GENERATOR (EXT.) HEXDDR SO-DIMM 1 ADDRESSDDR SO-DIMM 0 1 1 0 1 0 0 1 0DEVICE+1.8VOOOO
OOOO OOO OOXXXXXXXXXV V V V V VXXX XXX XXX XXX XXX XXX XXXKB926
DEBUG@ : means just reserve for debug.CONN@ : means ME partGS @ : means just reserve for G sensor ESATA @ : means just reserve for ESATABATT @ : means need be mounted when 45 level assy or rework stage.45@ : means need be mounted when 45 level assy or rework stage.FP @ : means just reserve for Finger Print
USB-1 Left sideUSB-8 MiniCard(WWAN/TV)USB-6 Bluetooth USB-5 WLANUSB-4 CameraUSB-2 Left sideUSB-10 XUSB-9 Express cardUSB-3 CardreaderUSB-7 Finger PrinterUSB assignment:USB-11 XUSB-0 Right side(with eSATA)PCIe-2 XPCIe assignment:PCIe-1 WWANPCIe-3 WLANPCIe-4 GLAN (Realtek)PCIe-5 XPCIe-6 New CardMulti @ : means just reserve for Multi Bay
Cap sensor boardXXXV
NEW CARD G sensorV VX XXX XX
NewC@ : means just reserve for New cardMain@ : means just reserve for Main streamOPP@ : means just reserve for OPP2MiniC@ : means just reserve for 2nd Mini card slotPA @ : means just reserve for PAPR @ : means just reserve for PRXXXX
INVERTER
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Power delevry
C
4 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
VINAC
DC BATT
B+
INVPWR_B+
B++
B+++
1.05V_B+
LVDS CON
+3VALW
+5VALW
ICH9
+3VS
Finger printer
New card
ICH9
0.3A
278mA300mA
+1.8V
LAN
+3VS_DVDDALC268
25mA
+5VS+VDDAIDT 9275B
35mA
50mA
1A
177mA
+LCDVDD1.5A
+3VS_CK505250mA
+5VAMP10mA
ODD1.8A
SATA700mA
MCH3.7A
DDR2 800Mhz 4G x2
+0.9V50mA
+VCCP
ICH9
MCH1.26A
CPU2.3A
1.17A
LVDS CON
3.39A5.89A
3.7 X 3=11.1V
1.7A
2A
1.3A0.58A
12.11A1.9A
4.7A
7A
+V_BATTERY1A
+1.5VS
ICH_VCC1_5ICH9
657mA
ICH91.56A
2.2A0.3A
RT5158
CPU_B+ +VCC_CORE10mA2A
CPU34A/1.025V
Mini card (WLAN)1A
1AMini card (TV tu/WWAN/Robeson)
+3VAUX_BT60mA
SPI ROM
+3VALW_EC20mA
10mA
PC Camera(4.75V)50mA
A
A
1 1
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Notes List
Custom
5 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_THERMDA
H_THERMDC
THERM#
SMB_EC_DA2
SMB_EC_CK2
H_PROCHOT# OCP#
H_THERMDC
H_THERMTRIP#
H_THERMDAH_THERMDA_RH_THERMDC_R
H_PROCHOT#
H_HITM#H_HIT#
H_RESET#
H_TRDY#
H_RS#1H_RS#2
H_RS#0
H_LOCK#
XDP_TDI
XDP_TMS
XDP_TRST#
XDP_TDO
H_IERR#
H_A#3
H_A#10
H_A#13
H_A#11
H_ADSTB#0
H_A#7
H_A#9
H_A#16
H_A#6
H_A#8
H_A#12
H_A#15
H_A#5
H_A#14
H_A#4
H_REQ#2
H_REQ#4
H_REQ#1
H_REQ#3
H_A#32
H_A#34H_A#35
H_A#33
H_A#18
H_A#30
H_A#27H_A#26
H_A#21
H_A#17
H_A#20
H_A#25
H_REQ#0
H_ADSTB#1
H_A#28H_A#29
H_A#19
H_A#23H_A#24
H_A#22
H_A#31
H_SMI#
H_STPCLK#H_INTR
H_IGNNE#
H_A20M#H_FERR#
H_NMICLK_CPU_BCLK#CLK_CPU_BCLK
XDP_TRST#XDP_TMSXDP_TDOXDP_TDI
XDP_DBRESET#
H_BNR#H_ADS#
H_BPRI#
H_DEFER#
H_DBSY#H_DRDY#
H_BR0#
H_INIT#H_IERR#
XDP_TCK
XDP_TCK
FAN_SPEEDFAN_SPEED
+5VS_FAN
OCP# 22
H_THERMTRIP# 9,21
H_HIT# 9H_HITM# 9
H_RESET# 9H_RS#0 9H_RS#1 9H_RS#2 9
H_TRDY# 9
H_LOCK# 9
H_A#[3..16]9
H_ADSTB#09
H_REQ#09H_REQ#19H_REQ#29
H_A#[17..35]9
H_ADSTB#19
H_REQ#49H_REQ#39
H_A20M#21H_FERR#21
H_IGNNE#21
H_STPCLK#21H_INTR21H_NMI21H_SMI#21
CLK_CPU_BCLK 17CLK_CPU_BCLK# 17
XDP_DBRESET# 22
H_ADS# 9H_BNR# 9
H_BPRI# 9
H_DEFER# 9H_DRDY# 9H_DBSY# 9
H_BR0# 9
H_INIT# 21
SMB_EC_CK2 32
SMB_EC_DA2 32
FAN_SET32
FAN_SPEED32
+3VS
+3VS
+VCCP
+VCCP
+VCCP
+VCCP
+3VS
+5VS
+5VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Penryn(1/3)-AGTL+/ITP-XDP
Custom
6 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Address:100_1100H_THERMDA, H_THERMDC routingtogether, Trace width / Spacing = 10 / 10mil Fan Control circuit
This shall place near CPUPlace TP with a GND 0.1" awayITP-XDP Connector
SI-1 Change to voltage control circuit
R3 54.9_0402_1%1 2
C15101000P_0402_50V7K
1
2
U1
EMC1402-1-ACZL-TR_MSOP8
DN3
DP2
VDD1
ALERT#6
SMCLK8
THERM#4
GND5
SMDATA7
C4 2.2U_0603_6.3V4Z
1
2
R13 56_0402_1%1 2
E
B
C
Q1MMBT3904_NL_SOT23-3
@
2
3 1
C50.1U_0402_16V4Z
1
2
R15 0_0402_5%1 2C3
2200P_0402_50V7K1 2
AD
DR
GR
OU
P_
0A
DD
R G
RO
UP
_1
CO
NT
RO
LX
DP
/IT
P S
IGN
AL
S
H CLK
THERMAL
RE
SE
RV
ED
ICH
JCPU1A
Penryn
A[10]#N3
A[11]#P5
A[12]#P2
A[13]#L2
A[14]#P4
A[15]#P1
A[16]#R1
A[17]#Y2
A[18]#U5
A[19]#R3
A[20]#W6
A[21]#U4
A[22]#Y5
A[23]#U1
A[24]#R4
A[25]#T5
A[26]#T3
A[27]#W2
A[28]#W5
A[29]#Y4
A[3]#J4
A[30]#U2
A[31]#V4
RSVD[01]M4
RSVD[02]N5
RSVD[03]T2
RSVD[04]V3
RSVD[05]B2
RSVD[06]D2
RSVD[07]D22
A[4]#L5
A[5]#L4
A[6]#K5
A[7]#M3
A[8]#N2
A[9]#J1
A20M#A6
ADS#H1
ADSTB[0]#M1
ADSTB[1]#V1
RSVD[08]D3
BCLK[0]A22
BCLK[1]A21
BNR#E2
BPM[0]#AD4
BPM[1]#AD3
BPM[2]#AD1
BPM[3]#AC4
BPRI#G5
BR0#F1
DBR#C20
DBSY#E1
DEFER#H5
DRDY#F21
FERR#A5
HIT#G6
HITM#E4
IERR#D20
IGNNE#C4
INIT#B3
LINT0C6
LINT1B4
LOCK#H4
PRDY#AC2
PREQ#AC1
PROCHOT#D21
REQ[0]#K3
REQ[1]#H2
REQ[2]#K2
REQ[3]#J3
REQ[4]#L1
RESET#C1
RS[0]#F3
RS[1]#F4
RS[2]#G3
SMI#A3
STPCLK#D5
TCKAC5
TDIAA6
TDOAB3
THERMTRIP#C7
THERMDAA24
THERMDCB25
TMSAB5
TRDY#G2
TRST#AB6
A[32]#W3
A[33]#AA4
A[34]#AB2
A[35]#AA3
RSVD[09]F6
R16
10K_0402_5%1 2
R2 54.9_0402_1%1 2
R7 54.9_0402_1%1 2
C2
0.1
U_
04
02
_1
6V
4Z
1
2
R120910K_0402_5%
12
T1
R1756_0402_5%
@
12
R8 54.9_0402_1%1 2
R14 0_0402_5%1 2
R4 54.9_0402_1%1 2
R18
56_0402_5%
12
D63
DLPT05-7-F_SOT23-3
Line to be protected2
Vcc3
GND1
U51
G996RD1U_TDFN8_3X3
VEN1
VIN2
VO3
VSET4
GND8
GND7
GND6
GND5
Thermal Pad9
C1509
2.2U_0603_6.3V4Z
1
2
R6 10K_0402_5%
1 2
JFAN1
ACES_85204-03001
CONN@
11
22
33
G14
G25
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+V_CPU_GTLREF
H_D#4
H_D#14
H_D#10H_D#9
H_D#3
H_D#13
H_D#6
H_D#2
H_D#8
H_D#12
H_D#1
H_D#5
H_D#7
H_D#11
H_D#0
H_D#15
H_D#27
H_D#25
H_D#31
H_D#24
H_D#20
H_D#30
H_D#23
H_D#19
H_D#29
H_D#16
H_D#18
H_D#22
H_D#26
H_D#28
H_D#17
H_D#21
H_DINV#0
H_DINV#1H_DSTBP#1H_DSTBN#1
H_DSTBP#0H_DSTBN#0
+VCCPA+VCCPB
VSSSENSE
VCCSENSE
VSSSENSE
VCCSENSE
+V_CPU_GTLREFTEST1
H_D#35
H_D#46H_D#47
H_D#37
H_D#34
H_D#41
H_D#45
H_D#43
H_D#33
H_D#39H_D#40
H_D#44
H_D#32
H_D#42
H_D#38
H_D#36
H_DINV#2
H_DSTBN#2H_DSTBP#2
H_DINV#3
H_DSTBN#3H_DSTBP#3
H_D#48
H_D#56
H_D#52
H_D#59
H_D#63
H_D#55
H_D#51
H_D#62
H_D#58
H_D#54
H_D#50
H_D#57
H_D#61
H_D#53
H_D#49
H_D#60
COMP0
COMP2COMP3
COMP1
H_PWRGOODH_CPUSLP#
H_DPSLP#H_DPRSTP#
H_PSI#
H_DPWR#
TEST3
TEST7CPU_BSEL0
TEST4
CPU_BSEL1
TEST5TEST6
CPU_BSEL2
TEST2
VCCSENSE 42
VSSSENSE 42
H_D#[0..15]9
H_DSTBN#09H_DSTBP#09H_DINV#09H_D#[16..31]9
H_DSTBN#19H_DSTBP#19H_DINV#19
CPU_VID0 42CPU_VID1 42CPU_VID2 42CPU_VID3 42CPU_VID4 42CPU_VID5 42CPU_VID6 42
H_D#[32..47] 9
H_DSTBN#2 9H_DSTBP#2 9H_DINV#2 9H_D#[48..63] 9
H_DSTBN#3 9H_DSTBP#3 9H_DINV#3 9
H_DPRSTP# 9,21,42H_DPSLP# 21
H_CPUSLP# 9
H_DPWR# 9H_PWRGOOD 21
H_PSI# 42CPU_BSEL217CPU_BSEL117CPU_BSEL017
+VCCP
+VCCP
+1.5VS
+VCC_CORE +VCC_CORE
+VCC_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Penryn(2/3)-AGTL+/ITP-XDP
Custom
7 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Close to CPU pin AD26within 500mils.CPU_BSEL CPU_BSEL2 CPU_BSEL1166200 0 1 CPU_BSEL0 Resistor placed within 0.5"of CPU pin.Trace should beat least 25 mils away fromany other toggling signal.COMP[0,2] trace width is 18mils. COMP[1,3] trace widthis 4 mils. Length match within 25 mils.The trace width/space/other is 20/7/25.
Close to CPU pin within500mils.
Near pin B26* Route the TEST3 and TEST5 signals througha ground referenced Zo = 55-ohm trace thatends in a via that is near a GND via and isaccessible through an oscilloscopeconnection.266 1100 0 00
R271K_0402_1%
12
C7
10
U_
08
05
_6
.3V
6M
1
2
T3
T5
R28 100_0402_1%1 2
R22 1K_0402_5%@ 1 2
R200_0402_5%1 2
DA
TA
GR
P 0
DA
TA
GR
P 1
DA
TA
GR
P 2
DA
TA
GR
P 3
MISC
JCPU1B
Penryn
COMP[0]R26
COMP[1]U26
COMP[2]AA1
COMP[3]Y1
D[0]#E22
D[1]#F24
D[10]#J24
D[11]#J23
D[12]#H22
D[13]#F26
D[14]#K22
D[15]#H23
D[16]#N22
D[17]#K25
D[18]#P26
D[19]#R23
D[2]#E26
D[20]#L23
D[21]#M24
D[22]#L22
D[23]#M23
D[24]#P25
D[25]#P23
D[26]#P22
D[27]#T24
D[28]#R24
D[29]#L25
D[3]#G22
D[30]#T25
D[31]#N25
D[32]#Y22
D[33]#AB24
D[34]#V24
D[35]#V26
D[36]#V23
D[37]#T22
D[38]#U25
D[39]#U23
D[4]#F23
D[40]#Y25
D[41]#W22
D[42]#Y23
D[43]#W24
D[44]#W25
D[45]#AA23
D[46]#AA24
D[47]#AB25
D[48]#AE24
D[49]#AD24
D[5]#G25
D[50]#AA21
D[51]#AB22
D[52]#AB21
D[53]#AC26
D[54]#AD20
D[55]#AE22
D[56]#AF23
D[57]#AC25
D[58]#AE21
D[59]#AD21
D[6]#E25
D[60]#AC22
D[61]#AD23
D[62]#AF22
D[63]#AC23
D[7]#E23
D[8]#K24
D[9]#G24
TEST5AF1
DINV[0]#H25
DINV[1]#N24
DINV[2]#U22
DINV[3]#AC20
DPRSTP#E5
DPSLP#B5
DPWR#D24
DSTBN[0]#J26
DSTBN[1]#L26
DSTBN[2]#Y26
DSTBN[3]#AE25
DSTBP[0]#H26
DSTBP[1]#M26
DSTBP[2]#AA26
DSTBP[3]#AF24
GTLREFAD26
PSI#AE6
PWRGOODD6
SLP#D7
TEST3C24
BSEL[0]B22
BSEL[1]B23
BSEL[2]C21
TEST2D25
TEST4AF26
TEST6A26
TEST1C23
TEST7C3
R21 1K_0402_5%@ 1 2
R190_0402_5%1 2
C8
0.0
1U
_0
40
2_
16
V7
K
1
2
R25
54
.9_
04
02
_1
%
12
R292K_0402_1%
12
R24
27
.4_
04
02
_1
%
12
R30 100_0402_1%1 2
T4
T6
T2
R26
27
.4_
04
02
_1
%
12
R23
54
.9_
04
02
_1
%
12
JCPU1C
Penryn
.
VCC[001]A7
VCC[002]A9
VCC[003]A10
VCC[004]A12
VCC[005]A13
VCC[006]A15
VCC[007]A17
VCC[008]A18
VCC[009]A20
VCC[010]B7
VCC[011]B9
VCC[012]B10
VCC[013]B12
VCC[014]B14
VCC[015]B15
VCC[016]B17
VCC[017]B18
VCC[018]B20
VCC[019]C9
VCC[020]C10
VCC[021]C12
VCC[022]C13
VCC[023]C15
VCC[024]C17
VCC[025]C18
VCC[026]D9
VCC[027]D10
VCC[028]D12
VCC[029]D14
VCC[030]D15
VCC[031]D17
VCC[032]D18
VCC[033]E7
VCC[034]E9
VCC[035]E10
VCC[036]E12
VCC[037]E13
VCC[038]E15
VCC[039]E17
VCC[040]E18
VCC[041]E20
VCC[042]F7
VCC[043]F9
VCC[044]F10
VCC[045]F12
VCC[046]F14
VCC[047]F15
VCC[048]F17
VCC[049]F18
VCC[050]F20
VCC[051]AA7
VCC[052]AA9
VCC[053]AA10
VCC[054]AA12
VCC[055]AA13
VCC[056]AA15
VCC[057]AA17
VCC[058]AA18
VCC[059]AA20
VCC[060]AB9
VCC[061]AC10
VCC[062]AB10
VCC[063]AB12
VCC[064]AB14
VCC[065]AB15
VCC[066]AB17
VCC[067]AB18
VCC[068]AB20
VCC[069]AB7
VCC[070]AC7
VCC[071]AC9
VCC[072]AC12
VCC[073]AC13
VCC[074]AC15
VCC[075]AC17
VCC[076]AC18
VCC[077]AD7
VCC[078]AD9
VCC[079]AD10
VCC[080]AD12
VCC[081]AD14
VCC[082]AD15
VCC[083]AD17
VCC[084]AD18
VCC[085]AE9
VCC[086]AE10
VCC[087]AE12
VCC[088]AE13
VCC[089]AE15
VCC[090]AE17
VCC[091]AE18
VCC[092]AE20
VCC[093]AF9
VCC[094]AF10
VCC[095]AF12
VCC[096]AF14
VCC[097]AF15
VCC[098]AF17
VCC[099]AF18
VCC[100]AF20
VCCA[01]B26
VCCP[03]J6
VCCP[04]K6
VCCP[05]M6
VCCP[06]J21
VCCP[07]K21
VCCP[08]M21
VCCP[09]N21
VCCP[10]N6
VCCP[11]R21
VCCP[12]R6
VCCP[13]T21
VCCP[14]T6
VCCP[15]V21
VCCP[16]W21
VCCSENSEAF7
VID[0]AD6
VID[1]AF5
VID[2]AE5
VID[3]AF4
VID[4]AE3
VID[5]AF3
VID[6]AE2
VSSSENSEAE7
VCCA[02]C26
VCCP[01]G21
VCCP[02]V6
+ C6330U_D2E_2.5VM_R7
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCC_CORE
+VCC_CORE
+VCC_CORE
+VCC_CORE
+VCCP
+VCC_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Penryn(3/3)-AGTL+/ITP-XDP
Custom
8 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Inside CPU center cavity in 2 rows
Mid Frequence Decoupling
Place these capacitors onL8 (North side,SecondaryLayer)
ESR <= 1.5m ohmCapacitor > 1980uFNear CPU CORE regulator
Place these capacitors onL8 (North side,SecondaryLayer)Place these capacitors onL8 (North side,SecondaryLayer)Place these capacitors onL8 (North side,SecondaryLayer)
C46
0.1U_0402_10V6K
1
2
+C41
33
0U
_D
2_
2V
Y_
R7
M
1
2
C31
10U_0805_6.3V6M
1
2
JCPU1D
Penryn
.
VSS[082]P6
VSS[148]AE11
VSS[002]A8
VSS[003]A11
VSS[004]A14
VSS[005]A16
VSS[006]A19
VSS[007]A23
VSS[008]AF2
VSS[009]B6
VSS[010]B8
VSS[011]B11
VSS[012]B13
VSS[013]B16
VSS[014]B19
VSS[015]B21
VSS[016]B24
VSS[017]C5
VSS[018]C8
VSS[019]C11
VSS[020]C14
VSS[021]C16
VSS[022]C19
VSS[023]C2
VSS[024]C22
VSS[025]C25
VSS[026]D1
VSS[027]D4
VSS[028]D8
VSS[029]D11
VSS[030]D13
VSS[031]D16
VSS[032]D19
VSS[033]D23
VSS[034]D26
VSS[035]E3
VSS[036]E6
VSS[037]E8
VSS[038]E11
VSS[039]E14
VSS[040]E16
VSS[041]E19
VSS[042]E21
VSS[043]E24
VSS[044]F5
VSS[045]F8
VSS[046]F11
VSS[047]F13
VSS[048]F16
VSS[049]F19
VSS[050]F2
VSS[051]F22
VSS[052]F25
VSS[053]G4
VSS[054]G1
VSS[055]G23
VSS[056]G26
VSS[057]H3
VSS[058]H6
VSS[059]H21
VSS[060]H24
VSS[061]J2
VSS[062]J5
VSS[063]J22
VSS[064]J25
VSS[065]K1
VSS[066]K4
VSS[067]K23
VSS[068]K26
VSS[069]L3
VSS[070]L6
VSS[071]L21
VSS[072]L24
VSS[073]M2
VSS[074]M5
VSS[075]M22
VSS[076]M25
VSS[077]N1
VSS[078]N4
VSS[079]N23
VSS[080]N26
VSS[081]P3
VSS[162]A25
VSS[161]AF21
VSS[160]AF19
VSS[159]AF16
VSS[158]AF13
VSS[157]AF11
VSS[156]AF8
VSS[155]AF6
VSS[154]A2
VSS[153]AE26
VSS[152]AE23
VSS[151]AE19
VSS[083]P21
VSS[084]P24
VSS[085]R2
VSS[086]R5
VSS[087]R22
VSS[088]R25
VSS[089]T1
VSS[090]T4
VSS[091]T23
VSS[092]T26
VSS[093]U3
VSS[094]U6
VSS[095]U21
VSS[096]U24
VSS[097]V2
VSS[098]V5
VSS[099]V22
VSS[100]V25
VSS[101]W1
VSS[102]W4
VSS[103]W23
VSS[104]W26
VSS[105]Y3
VSS[107]Y21
VSS[108]Y24
VSS[109]AA2
VSS[110]AA5
VSS[111]AA8
VSS[112]AA11
VSS[113]AA14
VSS[114]AA16
VSS[115]AA19
VSS[116]AA22
VSS[117]AA25
VSS[118]AB1
VSS[119]AB4
VSS[120]AB8
VSS[121]AB11
VSS[122]AB13
VSS[123]AB16
VSS[124]AB19
VSS[125]AB23
VSS[126]AB26
VSS[127]AC3
VSS[128]AC6
VSS[129]AC8
VSS[130]AC11
VSS[131]AC14
VSS[132]AC16
VSS[133]AC19
VSS[134]AC21
VSS[135]AC24
VSS[136]AD2
VSS[137]AD5
VSS[138]AD8
VSS[139]AD11
VSS[140]AD13
VSS[141]AD16
VSS[142]AD19
VSS[143]AD22
VSS[144]AD25
VSS[145]AE1
VSS[146]AE4
VSS[106]Y6
VSS[001]A4
VSS[149]AE14
VSS[150]AE16
VSS[147]AE8
VSS[163]AF25
C25
10U_0805_6.3V6M
1
2
C17
10U_0805_6.3V6M
1
2
C50
0.1U_0402_10V6K
1
2
C9
10U_0805_6.3V6M
1
2
C29
10U_0805_6.3V6M
1
2
C24
10U_0805_6.3V6M
1
2
C20
10U_0805_6.3V6M
1
2
C40
10U_0805_6.3V6M
1
2
C18
10U_0805_6.3V6M
1
2
C33
10U_0805_6.3V6M
1
2
C45
0.1U_0402_10V6K
1
2
C27
10U_0805_6.3V6M
1
2
C13
10U_0805_6.3V6M
1
2
C34
10U_0805_6.3V6M
1
2
+C423
30
U_
D2
_2
VY
_R
7M
@1
2
C39
10U_0805_6.3V6M
1
2
C38
10U_0805_6.3V6M
1
2
C16
10U_0805_6.3V6M
1
2
C47
0.1U_0402_10V6K
1
2
C21
10U_0805_6.3V6M
1
2
C28
10U_0805_6.3V6M
1
2
C22
10U_0805_6.3V6M
1
2
C36
10U_0805_6.3V6M
1
2
+C43
33
0U
_D
2_
2V
Y_
R7
M
1
2
C11
10U_0805_6.3V6M
1
2
C14
10U_0805_6.3V6M
1
2
C10
10U_0805_6.3V6M
1
2
C35
10U_0805_6.3V6M
1
2
C48
0.1U_0402_10V6K
1
2
C15
10U_0805_6.3V6M
1
2
C26
10U_0805_6.3V6M
1
2
C49
0.1U_0402_10V6K
1
2
C32
10U_0805_6.3V6M
1
2
C30
10U_0805_6.3V6M
1
2
C19
10U_0805_6.3V6M
1
2
+C44
33
0U
_D
2_
2V
Y_
R7
M
1
2
C23
10U_0805_6.3V6M
1
2
C12
10U_0805_6.3V6M
1
2
C37
10U_0805_6.3V6M
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PM_EXTTS#0
V_DDR_MCH_REF
H_RCOMP
CLKREQ#_7
+H_SWNG
H_D#32
H_D#24
H_D#19
H_D#59
H_D#42
H_D#36
H_D#3
H_D#40
H_RCOMP
H_D#55
H_D#4
H_D#60
H_D#30
H_D#34
H_D#27
H_D#1
H_D#23
H_D#51
H_D#48
H_D#46
H_D#44
H_D#39
H_D#22
H_D#15H_D#14
H_D#9
H_D#56
H_D#54
H_D#8
H_RESET#
H_D#37
H_D#35
H_D#28
H_D#25
H_D#12
H_D#38
H_D#26
H_D#11
H_D#7
H_D#53H_D#52
H_D#41
H_D#18
H_D#10
+H_VREF
H_D#57
H_D#33
H_D#29
+H_SWNG
H_D#6
H_D#45
H_D#43
H_D#20
H_D#61
H_D#17
H_D#63
H_D#58
H_D#21
H_D#16
H_D#50
H_CPUSLP#
H_D#62
H_D#5
H_D#49
H_D#31
H_D#2
H_D#47
H_D#13
H_D#0
H_A#7
H_A#12
H_A#32
H_A#24
H_A#3
H_A#18
H_A#21
H_A#16
H_A#19
H_A#31
H_A#27
H_A#5
H_A#30
H_A#9
H_A#26
H_A#14
H_A#11
H_A#22H_A#23
H_A#34
H_A#20
H_A#8
H_A#15
H_A#6
H_A#25
H_A#17
H_A#4
H_A#13
H_A#33
H_A#29H_A#28
H_A#10
H_A#35
CLK_MCH_BCLK#
H_LOCK#
CLK_MCH_BCLK
H_ADSTB#1
H_DEFER#
H_HITM#
H_ADS#
H_BR0#
H_DBSY#
H_HIT#
H_BPRI#
H_DRDY#
H_BNR#
H_DPWR#
H_ADSTB#0
H_TRDY#
+H_VREF
H_DINV#0
H_DINV#3
H_DINV#1H_DINV#2
H_DSTBN#1
H_DSTBN#3
H_DSTBN#0
H_DSTBN#2
H_DSTBP#2
H_DSTBP#0
H_DSTBP#3
H_DSTBP#1
H_REQ#0
H_REQ#3
H_REQ#1
H_REQ#4
H_REQ#2
H_RS#1H_RS#0
H_RS#2
MCH_CLKSEL0
SMRCOMP_VOL
+CL_VREF
HDA_SDIN2_NB
MCH_ICH_SYNC#CLKREQ#_7
CL_CLK0CL_DATA0
CL_RST#M_PWROK
DMI_TXN0DMI_TXN1DMI_TXN2DMI_TXN3
DMI_TXP0DMI_TXP1DMI_TXP2DMI_TXP3
DMI_RXN0DMI_RXN1DMI_RXN2DMI_RXN3
DMI_RXP0DMI_RXP1DMI_RXP2DMI_RXP3
MCH_SSCDREFCLKMCH_SSCDREFCLK#
CLK_MCH_DREFCLK#CLK_MCH_DREFCLK
CLK_MCH_3GPLL#CLK_MCH_3GPLL
SM_PWROK
TP_SM_DRAMRST#SM_REXT
V_DDR_MCH_REF
M_CLK_DDR3
M_CLK_DDR#0M_CLK_DDR#1M_CLK_DDR#2M_CLK_DDR#3
M_CLK_DDR2
M_CLK_DDR0M_CLK_DDR1
SMRCOMP_VOHSMRCOMP_VOL
M_ODT1
SMRCOMP#
M_ODT3
M_ODT0
M_ODT2
SMRCOMP
DDR_CKE0_DIMMADDR_CKE1_DIMMA
DDR_CKE3_DIMMB
DDR_CS1_DIMMA#
DDR_CKE2_DIMMB
DDR_CS0_DIMMA#
DDR_CS3_DIMMB#DDR_CS2_DIMMB#
HDMICLK_NBHDMIDAT_NB
MCH_CLKSEL1MCH_CLKSEL2
CFG11
CFG9
CFG7
CFG10
CFG6
CFG14
CFG16CFG15
CFG17
CFG8
CFG5
CFG13
CFG18CFG19
CFG12
CFG20
H_DPRSTP#
THERMTRIP#
PM_PWROKPM_EXTTS#1PM_EXTTS#0
PM_BMBUSY#
DPRSLPVR
SMRCOMP_VOH
PLT_RST#
PM_EXTTS#1
TSATN#
H_D#[0..63]7
H_CPUSLP#7H_RESET#6
H_A#[3..35] 6
H_ADS# 6
H_ADSTB#1 6H_ADSTB#0 6
H_BPRI# 6H_BNR# 6
H_DEFER# 6H_BR0# 6
H_DBSY# 6CLK_MCH_BCLK 17CLK_MCH_BCLK# 17H_DPWR# 7H_DRDY# 6H_HIT# 6H_HITM# 6H_LOCK# 6H_TRDY# 6
H_DINV#0 7H_DINV#1 7H_DINV#2 7H_DINV#3 7
H_DSTBN#0 7H_DSTBN#1 7H_DSTBN#2 7H_DSTBN#3 7
H_DSTBP#0 7H_DSTBP#1 7H_DSTBP#2 7H_DSTBP#3 7
H_REQ#3 6H_REQ#2 6H_REQ#1 6
H_REQ#4 6
H_REQ#0 6
H_RS#2 6H_RS#1 6H_RS#0 6
MCH_CLKSEL017MCH_CLKSEL117MCH_CLKSEL217
TSATN# 32
HDA_RST#_NB 21
HDA_SYNC_NB 21HDA_SDOUT_NB 21
MCH_ICH_SYNC# 22
CL_CLK0 22CL_DATA0 22M_PWROK 22,32CL_RST# 22
DMI_TXP0 22
DMI_RXN0 22
DMI_RXP0 22
DMI_TXN0 22DMI_TXN1 22DMI_TXN2 22DMI_TXN3 22
DMI_TXP1 22DMI_TXP2 22DMI_TXP3 22
DMI_RXN1 22DMI_RXN2 22DMI_RXN3 22
DMI_RXP1 22DMI_RXP2 22DMI_RXP3 22
CLK_MCH_3GPLL 17CLK_MCH_3GPLL# 17
MCH_SSCDREFCLK 17MCH_SSCDREFCLK# 17
CLK_MCH_DREFCLK 17CLK_MCH_DREFCLK# 17
DDR_CKE0_DIMMA 15DDR_CKE1_DIMMA 15DDR_CKE2_DIMMB 16DDR_CKE3_DIMMB 16
DDR_CS0_DIMMA# 15DDR_CS1_DIMMA# 15DDR_CS2_DIMMB# 16DDR_CS3_DIMMB# 16
M_CLK_DDR0 15M_CLK_DDR1 15M_CLK_DDR2 16M_CLK_DDR3 16
M_CLK_DDR#0 15M_CLK_DDR#1 15M_CLK_DDR#2 16M_CLK_DDR#3 16
M_ODT0 15M_ODT1 15M_ODT2 16M_ODT3 16
HDMIDAT_NB 34HDMICLK_NB 34
CLKREQ#_7 17
CFG511
CFG911
CFG1111CFG1011
CFG611CFG711
CFG1311CFG1211
CFG1611
CFG1811
CFG2011CFG1911
CFG811
CFG1411CFG1511
CFG1711
PM_BMBUSY#22
H_DPRSTP#7,21,42PM_EXTTS#015
DPRSLPVR22,42
PM_EXTTS#116PM_PWROK22,32
H_THERMTRIP#6,21PLT_RST#20,25,26
HDA_BITCLK_NB 21
HDA_SDIN2 21
V_DDR_MCH_REF15,16
+VCCP+VCCP
+3VS
+1.8V
+1.8V
+VCCP
+1.8V
+VCCP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(1/6)-AGTL/DMI/DDR
Custom
9 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Layout Note:H_RCOMP / H_VREF / H_SWNGtrace width and spacing is 10/20 Layout Note: V_DDR_MCH_REFtrace width and spacing is 20/20.Near B3 pinwithin 100 mils from NB
Layout note: Route H_SCOMP and H_SCOMP# with tracewidth, spacing and impedance (55 ohm) same asFSB data traces0621 add CLK and DAT for DVI
0830 Add pull-up and pull-down resistor.
*R44*FollowIntel feedback
Follow Design GuideFor Cantiga: 80.6ohm 80% of 1.8V VCC_SM20% of 1.8V VCC_SM
+V_DDR_MCH_REF generated by DC-DC
T19
T7
R44499_0402_1%
12
R52
2K
_0
40
2_
1%
12
R35 80.6_0402_1%1 2T28
T26
R737 56_0402_5%1 2
T30
R40 10K_0402_5%1 2
T11
C5
32
.2U
_0
60
3_
6.3
V4
Z
1
2
R36 0_0402_5%1 2
T35
T25
R41100_0402_5%
1 2
T18
T37
T86
R46
1K
_0
40
2_
1%
12
C5
2
0.0
1U
_0
40
2_
25
V7
K
1
2
T10
C5
4
0.0
1U
_0
40
2_
25
V7
K
1
2
T20
R54
24
.9_
04
02
_1
%
12
T17
R4810K_0402_1%
12
T85
R420_0402_5%
1 2
T29R39 10K_0402_5%1 2
PM
MISC
NC
DDR CLK/ CONTROL/COMPENSATION
CLK
DMI
CFG
RSVD
GRAPHICS VID
ME
HDA
U2B
CANTIGA ES_FCBGA1329
SA_CK_0AP24
SA_CK_1AT21
SB_CK_0AV24
SA_CK#_0AR24
SA_CK#_1AR21
SB_CK#_0AU24
SA_CKE_0BC28
SA_CKE_1AY28
SB_CKE_0AY36
SB_CKE_1BB36
SA_CS#_0BA17
SA_CS#_1AY16
SB_CS#_0AV16
SB_CS#_1AR13
SM_DRAMRST#BC36
SA_ODT_0BD17
SA_ODT_1AY17
SB_ODT_0BF15
SB_ODT_1AY13
SM_RCOMPBG22
SM_RCOMP#BH21
CFG_18P29
CFG_19R28
CFG_2P25
CFG_0T25
CFG_1R25
CFG_20T28
CFG_3P20
CFG_4P24
CFG_5C25
CFG_6N24
CFG_7M24
CFG_8E21
CFG_9C23
CFG_10C24
CFG_11N21
CFG_12P21
CFG_13T21
CFG_14R20
CFG_15M20
CFG_16L21
CFG_17H21
PM_SYNC#R29
PM_EXT_TS#_0N33
PM_EXT_TS#_1P32
PWROKAT40
RSTIN#AT11
DPLL_REF_CLKB38
DPLL_REF_CLK#A38
DPLL_REF_SSCLKE41
DPLL_REF_SSCLK#F41
DMI_RXN_0AE41
DMI_RXN_1AE37
DMI_RXN_2AE47
DMI_RXN_3AH39
DMI_RXP_0AE40
DMI_RXP_1AE38
DMI_RXP_2AE48
DMI_RXP_3AH40
DMI_TXN_0AE35
DMI_TXN_1AE43
DMI_TXN_2AE46
DMI_TXN_3AH42
DMI_TXP_0AD35
DMI_TXP_1AE44
DMI_TXP_2AF46
DMI_TXP_3AH43
RESERVEDAL34
RESERVEDAN35
RESERVEDAK34
RESERVEDAM35
RESERVEDBG23
RESERVEDBF23
RESERVEDBH18
RESERVEDBF18
PM_DPRSTP#B7
SB_CK_1AU20
SB_CK#_1AV20
RESERVEDAY21
RESERVEDAH9
RESERVEDAH10
RESERVEDAH12
RESERVEDAH13
RESERVEDM36
RESERVEDN36
RESERVEDR33
RESERVEDT33
GFX_VID_0B33
GFX_VID_1B32
GFX_VID_2G33
GFX_VID_3F33
GFX_VR_ENC34
SM_RCOMP_VOHBF28
SM_RCOMP_VOLBH28
THERMTRIP#T20
DPRSLPVRR32
RESERVEDK12
CL_CLKAH37
CL_DATAAH36
CL_PWROKAN36
CL_RST#AJ35
CL_VREFAH34
NCA47
NCBG48
NCBF48
NCBD48
NCBC48
NCBH47
NCBG47
NCBE47
NCBH46
NCBF46
NCBG45
NCBH44
NCBH43
NCBH6
NCBH5
NCBG4
SDVO_CTRLCLKG36
SDVO_CTRLDATAE36
CLKREQ#K36
RESERVEDT24
ICH_SYNC#H36
TSATN#B12
PEG_CLK#E43
PEG_CLKF43
NCBH3
GFX_VID_4E33
RESERVEDB31
DDPC_CTRLCLKN28
NCBF3
NCBH2
NCBG2
NCBE2
NCBG1
NCBF1
NCBD1
NCBC1
NCF1
SM_VREFAV42
SM_PWROKAR36
SM_REXTBF17
RESERVEDM1
HDA_BCLKB28
HDA_RST#B30
HDA_SDIB29
HDA_SDOC29
HDA_SYNCA28
DDPC_CTRLDATAM28
RESERVEDB2
T13
C59
0.1
U_
04
02
_1
6V
4Z
1
2
R4510K_0402_1%
12
C58
0.1
U_
04
02
_1
6V
4Z
1
2
T12
T31
R37 499_0402_1%1 2
T23T22
T27
T15
R431K_0402_1%
12
R210
33_0402_5%
1 2
R34 80.6_0402_1%
1 2
R311K_0402_1%
12
T14
T36
R47
22
1_
06
03
_1
%
12
C560.1U_0402_16V4Z
1
2
C5
12
.2U
_0
60
3_
6.3
V4
Z
1
2
R331K_0402_1%
12
T16
C57
0.1
U_
04
02
_1
6V
4Z
1
2
T24
HOST
U2A
CANTIGA ES_FCBGA1329
H_A#_10P16
H_A#_11R16
H_A#_12N17
H_A#_13M13
H_A#_14E17
H_A#_15P17
H_A#_16F17
H_A#_17G20
H_A#_18B19
H_A#_19J16
H_A#_20E20
H_A#_21H16
H_A#_22J20
H_A#_23L17
H_A#_24A17
H_A#_25B17
H_A#_26L16
H_A#_27C21
H_A#_28J17
H_A#_29H20
H_A#_3A14
H_A#_30B18
H_A#_31K17
H_A#_4C15
H_A#_5F16
H_A#_6H13
H_A#_7C18
H_A#_8M16
H_A#_9J13
H_ADS#H12
H_ADSTB#_0B16
H_ADSTB#_1G17
H_BNR#A9
H_BPRI#F11
H_BREQ#G12
HPLL_CLK#AH6
H_CPURST#C12
HPLL_CLKAH7
H_D#_0F2
H_REQ#_2F13
H_REQ#_3B13
H_D#_1G8
H_D#_10M9
H_D#_20L6
H_D#_30N10
H_D#_40AA8
H_D#_50AA2
H_D#_60AE11
H_D#_8D4
H_D#_9H3
H_DBSY#B10
H_D#_11M11
H_D#_12J1
H_D#_13J2
H_D#_14N12
H_D#_15J6
H_D#_16P2
H_D#_17L2
H_D#_18R2
H_D#_19N9
H_D#_2F8
H_D#_21M5
H_D#_22J3
H_D#_23N2
H_D#_24R1
H_D#_25N5
H_D#_26N6
H_D#_27P13
H_D#_28N8
H_D#_29L7
H_D#_3E6
H_D#_31M3
H_D#_32Y3
H_D#_33AD14
H_D#_34Y6
H_D#_35Y10
H_D#_36Y12
H_D#_37Y14
H_D#_38Y7
H_D#_39W2
H_D#_4G2
H_D#_41Y9
H_D#_42AA13
H_D#_43AA9
H_D#_44AA11
H_D#_45AD11
H_D#_46AD10
H_D#_47AD13
H_D#_48AE12
H_D#_49AE9
H_D#_5H6
H_D#_51AD8
H_D#_52AA3
H_D#_53AD3
H_D#_54AD7
H_D#_55AE14
H_D#_56AF3
H_D#_57AC1
H_D#_58AE3
H_D#_59AC3
H_D#_6H2
H_D#_61AE8
H_D#_62AG2
H_D#_63AD6
H_D#_7F6
H_DEFER#E9
H_DINV#_0J8
H_DINV#_1L3
H_DINV#_2Y13
H_DINV#_3Y1
H_DPWR#J11
H_DRDY#F9
H_DSTBN#_0L10
H_DSTBN#_1M7
H_DSTBN#_2AA5
H_DSTBN#_3AE6
H_DSTBP#_0L9
H_DSTBP#_1M8
H_DSTBP#_2AA6
H_DSTBP#_3AE5
H_AVREFA11
H_DVREFB11
H_TRDY#C9
H_HIT#H9
H_HITM#E12
H_LOCK#H11
H_REQ#_0B15
H_REQ#_1K13
H_REQ#_4B14
H_A#_32B20
H_A#_33F21
H_A#_34K21
H_A#_35L20
H_SWINGC5
H_CPUSLP#E11
H_RCOMPE3
H_RS#_0B6
H_RS#_1F12
H_RS#_2C8
R323.01K_0402_1%
12
C55
0.1
U_
04
02
_1
6V
4Z
@1
2
R55
10
0_
04
02
_1
%
12
T8
R38 10K_0402_5% 1 2
T9
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_BS0DDR_A_BS1DDR_A_BS2
DDR_A_MA0DDR_A_MA1
DDR_A_MA4
DDR_A_MA2DDR_A_MA3
DDR_A_MA5DDR_A_MA6DDR_A_MA7DDR_A_MA8DDR_A_MA9
DDR_A_MA12DDR_A_MA13
DDR_A_MA11DDR_A_MA10
DDR_A_DQS#0DDR_A_DQS#1
DDR_A_DQS#3DDR_A_DQS#2
DDR_A_DQS#5DDR_A_DQS#4
DDR_A_DQS#6DDR_A_DQS#7
DDR_A_DQS0DDR_A_DQS1DDR_A_DQS2DDR_A_DQS3DDR_A_DQS4DDR_A_DQS5DDR_A_DQS6DDR_A_DQS7
DDR_A_DM7
DDR_A_DM5
DDR_A_DM2DDR_A_DM1
DDR_A_DM6
DDR_A_DM4
DDR_A_DM0
DDR_A_DM3
DDR_A_CAS#DDR_A_RAS#
DDR_A_WE#
DDR_A_D63DDR_A_D62DDR_A_D61DDR_A_D60DDR_A_D59DDR_A_D58DDR_A_D57DDR_A_D56DDR_A_D55DDR_A_D54
DDR_A_D51DDR_A_D50DDR_A_D49DDR_A_D48
DDR_A_D53DDR_A_D52
DDR_A_D47DDR_A_D46
DDR_A_D43DDR_A_D42DDR_A_D41DDR_A_D40
DDR_A_D45DDR_A_D44
DDR_A_D39DDR_A_D38
DDR_A_D35DDR_A_D34DDR_A_D33DDR_A_D32
DDR_A_D37DDR_A_D36
DDR_A_D31DDR_A_D30
DDR_A_D27DDR_A_D26DDR_A_D25DDR_A_D24
DDR_A_D15DDR_A_D14
DDR_A_D11DDR_A_D10DDR_A_D9
DDR_A_D13DDR_A_D12
DDR_A_D29DDR_A_D28
DDR_A_D23DDR_A_D22
DDR_A_D19DDR_A_D18DDR_A_D17DDR_A_D16
DDR_A_D21DDR_A_D20
DDR_A_D8
DDR_A_D5DDR_A_D4DDR_A_D3
DDR_A_D7DDR_A_D6
DDR_A_D2DDR_A_D1DDR_A_D0
DDR_A_MA14
DDR_B_RAS#
DDR_B_MA14
DDR_B_MA10
DDR_B_DQS#7
DDR_B_DQS#2
DDR_B_DQS7
DDR_B_DQS2
DDR_B_DM3
DDR_B_D51
DDR_B_D39
DDR_B_D18
DDR_B_MA7
DDR_B_DQS0
DDR_B_D7
DDR_B_D54
DDR_B_D4
DDR_B_D36
DDR_B_D21
DDR_B_MA4
DDR_B_DM0
DDR_B_D62
DDR_B_D34
DDR_B_D19
DDR_B_D13
DDR_B_MA5
DDR_B_MA11
DDR_B_BS2
DDR_B_D42
DDR_B_D35
DDR_B_D31
DDR_B_D24
DDR_B_D15
DDR_B_MA3
DDR_B_DQS#6
DDR_B_DM7
DDR_B_D50
DDR_B_D38
DDR_B_D32
DDR_B_D23
DDR_B_MA6
DDR_B_D6
DDR_B_D53
DDR_B_D33
DDR_B_D3
DDR_B_D20
DDR_B_DQS#5
DDR_B_BS1
DDR_B_D61
DDR_B_D59
DDR_B_D46
DDR_B_D12
DDR_B_DQS3
DDR_B_D47
DDR_B_D30
DDR_B_D14
DDR_B_MA0
DDR_B_DQS#0
DDR_B_DM6
DDR_B_DM4
DDR_B_D55
DDR_B_D44
DDR_B_D29
DDR_B_D27
DDR_B_D22
DDR_B_MA13
DDR_B_MA1
DDR_B_D57
DDR_B_D52
DDR_B_D2
DDR_B_D17
DDR_B_DQS#1
DDR_B_DQS1
DDR_B_D9
DDR_B_D60
DDR_B_D58
DDR_B_D45
DDR_B_DQS4
DDR_B_MA9
DDR_B_DQS#4
DDR_B_DM5
DDR_B_DM2
DDR_B_D49
DDR_B_D41
DDR_B_D28
DDR_B_D11
DDR_B_WE#
DDR_B_MA12
DDR_B_D56
DDR_B_D48
DDR_B_D16
DDR_B_D1
DDR_B_MA2
DDR_B_DQS5
DDR_B_D8
DDR_B_D63
DDR_B_D37
DDR_B_D0 DDR_B_BS0
DDR_B_D5
DDR_B_MA8
DDR_B_DQS#3
DDR_B_DQS6
DDR_B_DM1
DDR_B_CAS#
DDR_B_D43
DDR_B_D40
DDR_B_D26DDR_B_D25
DDR_B_D10
DDR_A_BS0 15DDR_A_BS1 15DDR_A_BS2 15
DDR_A_D[0..63]15
DDR_A_MA[0..14] 15
DDR_A_DQS#[0..7] 15
DDR_A_DQS[0..7] 15
DDR_A_DM[0..7] 15
DDR_A_CAS# 15DDR_A_RAS# 15
DDR_A_WE# 15
DDR_B_D[0..63]16
DDR_B_BS0 16DDR_B_BS1 16DDR_B_BS2 16
DDR_B_CAS# 16DDR_B_RAS# 16
DDR_B_WE# 16
DDR_B_DM[0..7] 16
DDR_B_DQS[0..7] 16
DDR_B_DQS#[0..7] 16
DDR_B_MA[0..14] 16
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(2/6)-DDR2 A/B CH
Custom
10 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
DDR SYSTEM MEMORY A
U2D
CANTIGA ES_FCBGA1329
SA_DQ_0AJ38
SA_DQ_1AJ41
SA_DQ_10AU40
SA_DQ_11AT38
SA_DQ_12AN41
SA_DQ_13AN39
SA_DQ_14AU44
SA_DQ_15AU42
SA_DQ_16AV39
SA_DQ_17AY44
SA_DQ_18BA40
SA_DQ_19BD43
SA_DQ_2AN38
SA_DQ_20AV41
SA_DQ_21AY43
SA_DQ_22BB41
SA_DQ_23BC40
SA_DQ_24AY37
SA_DQ_25BD38
SA_DQ_26AV37
SA_DQ_27AT36
SA_DQ_28AY38
SA_DQ_29BB38
SA_DQ_3AM38
SA_DQ_30AV36
SA_DQ_31AW36
SA_DQ_32BD13
SA_DQ_33AU11
SA_DQ_34BC11
SA_DQ_35BA12
SA_DQ_36AU13
SA_DQ_37AV13
SA_DQ_38BD12
SA_DQ_39BC12
SA_DQ_4AJ36
SA_DQ_40BB9
SA_DQ_41BA9
SA_DQ_42AU10
SA_DQ_43AV9
SA_DQ_44BA11
SA_DQ_45BD9
SA_DQ_46AY8
SA_DQ_47BA6
SA_DQ_48AV5
SA_DQ_49AV7
SA_DQ_5AJ40
SA_DQ_50AT9
SA_DQ_51AN8
SA_DQ_52AU5
SA_DQ_53AU6
SA_DQ_54AT5
SA_DQ_55AN10
SA_DQ_56AM11
SA_DQ_57AM5
SA_DQ_58AJ9
SA_DQ_59AJ8
SA_DQ_6AM44
SA_DQ_60AN12
SA_DQ_61AM13
SA_DQ_62AJ11
SA_DQ_63AJ12
SA_DQ_7AM42
SA_DQ_8AN43
SA_DQ_9AN44
SA_BS_0BD21
SA_BS_1BG18
SA_BS_2AT25
SA_CAS#BD20
SA_DM_0AM37
SA_DM_1AT41
SA_DM_2AY41
SA_DM_3AU39
SA_DM_4BB12
SA_DM_5AY6
SA_DM_6AT7
SA_DQS_0AJ44
SA_DQS_1AT44
SA_DQS_2BA43
SA_DQS_3BC37
SA_DQS_4AW12
SA_DQS_5BC8
SA_DQS_6AU8
SA_DQS_7AM7
SA_DM_7AJ5
SA_DQS#_0AJ43
SA_DQS#_1AT43
SA_DQS#_2BA44
SA_DQS#_3BD37
SA_DQS#_4AY12
SA_DQS#_5BD8
SA_DQS#_6AU9
SA_DQS#_7AM8
SA_MA_0BA21
SA_MA_1BC24
SA_MA_10BC21
SA_MA_11BG26
SA_MA_12BH26
SA_MA_13BH17
SA_MA_2BG24
SA_MA_3BH24
SA_MA_4BG25
SA_MA_5BA24
SA_MA_6BD24
SA_MA_7BG27
SA_MA_8BF25
SA_MA_9AW24
SA_RAS#BB20
SA_WE#AY20
SA_MA_14AY25
DDR SYSTEM MEMORY B
U2E
CANTIGA ES_FCBGA1329
SB_DQ_0AK47
SB_DQ_1AH46
SB_DQ_10BA48
SB_DQ_11AY48
SB_DQ_12AT47
SB_DQ_13AR47
SB_DQ_14BA47
SB_DQ_15BC47
SB_DQ_16BC46
SB_DQ_17BC44
SB_DQ_18BG43
SB_DQ_19BF43
SB_DQ_2AP47
SB_DQ_20BE45
SB_DQ_21BC41
SB_DQ_22BF40
SB_DQ_23BF41
SB_DQ_24BG38
SB_DQ_25BF38
SB_DQ_26BH35
SB_DQ_27BG35
SB_DQ_28BH40
SB_DQ_29BG39
SB_DQ_3AP46
SB_DQ_30BG34
SB_DQ_31BH34
SB_DQ_32BH14
SB_DQ_33BG12
SB_DQ_34BH11
SB_DQ_35BG8
SB_DQ_36BH12
SB_DQ_37BF11
SB_DQ_38BF8
SB_DQ_39BG7
SB_DQ_4AJ46
SB_DQ_40BC5
SB_DQ_41BC6
SB_DQ_42AY3
SB_DQ_43AY1
SB_DQ_44BF6
SB_DQ_45BF5
SB_DQ_46BA1
SB_DQ_47BD3
SB_DQ_48AV2
SB_DQ_49AU3
SB_DQ_5AJ48
SB_DQ_50AR3
SB_DQ_51AN2
SB_DQ_52AY2
SB_DQ_53AV1
SB_DQ_54AP3
SB_DQ_55AR1
SB_DQ_56AL1
SB_DQ_57AL2
SB_DQ_58AJ1
SB_DQ_59AH1
SB_DQ_6AM48
SB_DQ_60AM2
SB_DQ_61AM3
SB_DQ_62AH3
SB_DQ_63AJ3
SB_DQ_7AP48
SB_DQ_8AU47
SB_DQ_9AU46
SB_BS_0BC16
SB_BS_1BB17
SB_BS_2BB33
SB_CAS#BG16
SB_DM_0AM47
SB_DM_1AY47
SB_DM_2BD40
SB_DM_3BF35
SB_DM_4BG11
SB_DM_5BA3
SB_DM_6AP1
SB_DM_7AK2
SB_DQS_0AL47
SB_DQS_1AV48
SB_DQS_2BG41
SB_DQS_3BG37
SB_DQS_4BH9
SB_DQS_5BB2
SB_DQS_6AU1
SB_DQS_7AN6
SB_DQS#_0AL46
SB_DQS#_1AV47
SB_DQS#_2BH41
SB_DQS#_3BH37
SB_DQS#_4BG9
SB_DQS#_5BC2
SB_DQS#_6AT2
SB_DQS#_7AN5
SB_MA_0AV17
SB_MA_1BA25
SB_MA_10BB16
SB_MA_11AW33
SB_MA_12AY33
SB_MA_13BH15
SB_MA_2BC25
SB_MA_3AU25
SB_MA_4AW25
SB_MA_5BB28
SB_MA_6AU28
SB_MA_7AW28
SB_MA_8AT33
SB_MA_9BD33
SB_MA_14AU33
SB_RAS#AU17
SB_WE#BF14
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CFG5
TMDS_B_HPD#
VSYNCCRT_VSYNC
HSYNC
3VDDCCL3VDDCDA
M_REDM_GREEN
CRT_HSYNC
TV_COMPSTV_LUMATV_CRMA
M_BLUE
LVDS_B1+LVDS_B2+
LVDS_B0+
LVDS_B3+
LVDS_B1-LVDS_B0-
LVDS_B2-LVDS_B3-
LVDS_A1+LVDS_A2+
LVDS_A0+
LVDS_A3+
LVDS_A0-
LVDS_A2-LVDS_A1-
LVDS_A3-
LVDS_BCLK+LVDS_BCLK-LVDS_ACLK+LVDS_ACLK-
ENAVDD
DDC2_CLKDDC2_DATA
ENBKL
LVDS_ACLK+
LVDS_ACLK-
LVDS_A0-
LVDS_A0+
LVDS_A1-
LVDS_A1+
LVDS_A2+
LVDS_A2-
TMDS_BDATA1#TMDS_BDATA2#
TMDS_BDATA0#TMDS_BCLK#
TMDS_BDATA2
TMDS_BDATA0TMDS_BCLK
TMDS_BDATA1
ENBKL
LVDS_BCLK+
LVDS_BCLK-
LVDS_B0-
LVDS_B0+
LVDS_B1-
LVDS_B1+
LVDS_B2+
LVDS_B2-
NB_BKLT_CTRL
CFG59
CRT_VSYNC18
3VDDCDA18CRT_HSYNC18
3VDDCCL18
ENAVDD19
DDC2_CLK19DDC2_DATA19
ENBKL32
M_BLUE18M_GREEN18M_RED18
TMDS_B_HPD# 34
LVDS_A0+19
LVDS_A1+19
LVDS_A2+19
LVDS_A0-19
LVDS_A1-19
LVDS_A2-19
LVDS_ACLK-19
LVDS_ACLK+19
CFG69
CFG79
CFG89
CFG99
CFG109
CFG119
CFG129
CFG139
CFG149
CFG159
CFG179
CFG189
CFG169
CFG199
CFG209
TMDS_B_CLK 34
TMDS_B_CLK# 34
TMDS_B_DATA0 34
TMDS_B_DATA0# 34
TMDS_B_DATA1 34
TMDS_B_DATA1# 34
TMDS_B_DATA2 34
TMDS_B_DATA2# 34
LVDS_B0+19
LVDS_B1+19
LVDS_B2+19
LVDS_B0-19
LVDS_B1-19
LVDS_B2-19
LVDS_BCLK-19
LVDS_BCLK+19
NB_BKLT_CTRL19+VCC_PEG
+3VS
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(3/6)-VGA/LVDS/TV
Custom
11 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
PEGCOMP trace widthand spacing is 20/25 mils. 000 = FSB1066MHzCFG[4:3] ReservedCFG6 0 = The iTPM Host Interface isenable1 = The iTPM Host Interface isdisable *ReservedCFG10 (Default)11 = NormalOperation10 = All Z ModeEnabled00 = Reserved01 = XOR ModeEnabled*
0 =Enable1 = Disable *
CFG9 (PCIE GraphicsLane Reversal)CFG[2:0] FSB Freqselect
ReservedReservedCFG[15:14]
Strap Pin Table
ReservedCFG[18:17] (Lane number inOrder)
Others =Reserved011 = FSB667MHz010 = FSB800MHz*
1 = Reverse Lane0 = Reverse Lane,15->0,14->11 =Enabled0 = NormalOperation 0 =Disabled *
0 = DMI x2*
*
*1 = PCIE/SDVO are operatingsimu.0 = Only PCIE or SDVO isoperational. *
1 = Normal Operation,Lane Numberin order1 = DMI x40 =(TLS)chiper suite with noconfidentiality1 =(TLS)chiper suite withconfidentialityCFG5 (DMI select)
CFG19 (DMI Lane Reversal)CFG16 (FSB Dynamic ODT)CFG7
CFG20CFG11CFG[13:12](XOR/ALLZ)CFG8 Follow Intel DG &Checklist
For 3GWWAN
(Intel ManagementEngine Crypto strap)(PCIELookbackenable)(PCIE/SDVOconcurrent)
Follow Intel DG &ChecklistFollow Intel DG &ChecklistFor 3GWWAN
R6830.1_0402_1%
1 2
C277 0.1U_0402_10V7K1 2
C15000.1U_0402_10V6K
@1
2
R734.02K_0402_1%
@ 1 2
C278 0.1U_0402_10V7K1 2
R60 4.75K_0402_1%1 2
R6930.1_0402_1%
1 2
LVDS
PCI-EXPRESS GRAPHICS
TV
VGA
U2C
CANTIGA ES_FCBGA1329
PEG_COMPIT37
PEG_COMPOT36
PEG_RX#_0H44
PEG_RX#_1J46
PEG_RX#_2L44
PEG_RX#_3L40
PEG_RX#_4N41
PEG_RX#_5P48
PEG_RX#_6N44
PEG_RX#_7T43
PEG_RX#_8U43
PEG_RX#_9Y43
PEG_RX#_10Y48
PEG_RX#_11Y36
PEG_RX#_12AA43
PEG_RX#_13AD37
PEG_RX#_14AC47
PEG_RX#_15AD39
PEG_RX_0H43
PEG_RX_1J44
PEG_RX_2L43
PEG_RX_3L41
PEG_RX_4N40
PEG_RX_5P47
PEG_RX_6N43
PEG_RX_7T42
PEG_RX_8U42
PEG_RX_9Y42
PEG_RX_10W47
PEG_RX_11Y37
PEG_RX_12AA42
PEG_RX_13AD36
PEG_RX_14AC48
PEG_RX_15AD40
PEG_TX#_0J41
PEG_TX#_10Y40
PEG_TX#_3M40
PEG_TX#_4M42
PEG_TX#_5R48
PEG_TX#_6N38
PEG_TX#_7T40
PEG_TX#_8U37
PEG_TX#_9U40
PEG_TX#_1M46
PEG_TX#_11AA46
PEG_TX#_12AA37
PEG_TX#_13AA40
PEG_TX#_14AD43
PEG_TX#_15AC46
PEG_TX#_2M47
PEG_TX_0J42
PEG_TX_1L46
PEG_TX_2M48
PEG_TX_3M39
PEG_TX_4M43
PEG_TX_5R47
PEG_TX_6N37
PEG_TX_7T39
PEG_TX_8U36
PEG_TX_9U39
PEG_TX_10Y39
PEG_TX_11Y46
PEG_TX_12AA36
PEG_TX_13AA39
PEG_TX_14AD42
PEG_TX_15AD46
L_CTRL_CLKM32
L_CTRL_DATAM33
L_DDC_CLKK33
L_DDC_DATAJ33
L_VDD_ENM29
LVDS_IBGC44
LVDS_VBGB43
LVDS_VREFHE37
LVDS_VREFLE38
LVDSA_CLK#C41
LVDSA_CLKC40
LVDSA_DATA#_0H47
LVDSA_DATA#_1E46
LVDSA_DATA#_2G40
LVDSA_DATA_1D45
LVDSA_DATA_2F40
LVDSB_CLK#B37
LVDSB_CLKA37
LVDSB_DATA#_0A41
LVDSB_DATA#_1H38
LVDSB_DATA#_2G37
LVDSB_DATA_1G38
LVDSB_DATA_2F37
L_BKLT_ENG32
TVA_DACF25
TVB_DACH25
TVC_DACK25
TV_RTNH24
CRT_BLUEE28
CRT_DDC_CLKH32
CRT_DDC_DATAJ32
CRT_GREENG28
CRT_HSYNCJ29
CRT_TVO_IREFE29
CRT_REDJ28
CRT_IRTNG29
CRT_VSYNCL29
LVDSA_DATA_0H48
LVDSB_DATA_0B42
L_BKLT_CTRLL32
TV_DCONSEL_0C31
TV_DCONSEL_1E32
LVDSA_DATA#_3A40
LVDSA_DATA_3B40
LVDSB_DATA#_3J37
LVDSB_DATA_3K37
C281 0.1U_0402_10V7K1 2
R406 0_0402_5%1 2
C276 0.1U_0402_10V7K1 2
R812.21K_0402_1%
@ 1 2
R772.21K_0402_1%
@ 1 2
R742.21K_0402_1%@
12
C15010.1U_0402_10V6K
@1
2
R58 10K_0402_5%1 2
T40
C274 0.1U_0402_10V7K1 2
R59 10K_0402_5%1 2
C620.1U_0402_10V6K
@1
2
R852.21K_0402_1%
@ 1 2
T39
R862.21K_0402_1%
@ 1 2
R66
15
0_
04
02
_1
%
12
R65
15
0_
04
02
_1
%
12
R782.21K_0402_1%
@ 1 2
C15030.1U_0402_10V6K
@1
2
C280 0.1U_0402_10V7K1 2
R822.21K_0402_1%
@ 1 2
R762.21K_0402_1%
@ 1 2
R714.02K_0402_1%@
12
R61
75
_0
40
2_
1%
12
C630.1U_0402_10V6K
@1
2
R832.21K_0402_1%
@ 1 2
T50
R842.21K_0402_1%
@ 1 2
C600.1U_0402_10V6K
@1
2
R57
49.9_0402_1%1 2
R724.02K_0402_1%
@ 1 2
R792.21K_0402_1%
@ 1 2
R148
100K_0402_5%
1 2
T48
T38
C15020.1U_0402_10V6K
@1
2
R802.21K_0402_1%
@ 1 2
C279 0.1U_0402_10V7K1 2
C610.1U_0402_10V6K
@1
2
R63
75
_0
40
2_
1%
12
R701.02K_0402_1%
12
T49
R64 2.2K_0402_5%@ 1 2
C275 0.1U_0402_10V7K1 2
R62
75
_0
40
2_
1%
12
R754.02K_0402_1%
@ 1 2
R872.21K_0402_1%
@ 1 2
R67
15
0_
04
02
_1
%
12
T41
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.05VS_A_SM
+1.05VS_A_SM_CK
+1.8V_TXLVDS
+3VS+3VS_DAC_BG
+3VS_DAC_CRT
+3VS+3VS_TVDAC
+1.8V_TXLVDS
+1.8V
+1.05VS_HPLL
+1.05VS_MPLL
+VCCP
+1.05VS_PEGPLL +VCCP
+VCCP+V1.05VS_AXF
+VCCP+1.05VS_DMI
+1.8V+1.8V_SM_CK
+1.05VS_DPLLA +VCCP
+1.5VS+1.5VS_TVDAC
+VCC_PEG
+VCCP
+1.8V
+1.8V_LVDS
+1.5VS_PEG_BG
+1.5VS
+1.05VS_PEGPLL
+VCCP+1.05VS_DPLLB
+VCCP
+VCCP
+VCCP
+3VS
+VCCP_D
+3VS_HV
+VCCP
+3VS
+3VS
+1.5VS+1.5VS_QDAC
+3VS_DAC_CRT
+3VS_DAC_BG
+1.05VS_MPLL
+1.05VS_DPLLB
+1.05VS_HPLL
+1.05VS_DPLLA
+3VS_TVDAC
+1.5VS
+1.5VS_TVDAC
+1.5VS_QDAC
+1.05VS_PEGPLL
+1.05VS_HPLL
+1.8V_LVDS
+1.05VS_DMI
+VCC_PEG
+3VS_HV
+1.8V_TXLVDS
+1.8V_SM_CK
+V1.05VS_AXF
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(4/6)-PWRCustom
12 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
40 mils
73mA
2.68mA
852mA
64.8mA
720mA
24mA
139.2mA
50mA
414uA
13.2mA
64.8mA
26mA
321.35mA
118.8mA
124mA
105.3mA
1732mA
456mA
TVA 24.15mATVB 39.48mATVX 24.15mA
26mA
50mA
58.67mA
48.363mA
157.2mA
50mA
60.31mA
**RED Mark: Means UMA & dis@ Power select**~It check by INTEL Graphics Disable Guidelines~
C1
09
0.1
U_
04
02
_1
6V
4Z
1
2
C8
4
10
U_
08
05
_1
0V
4Z
1
2
C8
6
0.1
U_
04
02
_1
6V
4Z
1
2
C97
1U_0603_10V4Z
1
2
C6
8
0.0
22
U_
04
02
_1
6V
7K
1
2
C100
10U_0805_10V4Z
1
2
C8
1
4.7
U_
08
05
_1
0V
4Z
1
2
R99
0_0805_5%
1 2
C7
4
10
U_
08
05
_1
0V
4Z
1
2
C8
2
2.2
U_
08
05
_1
6V
4Z
1
2
R93
0_0603_5%
1 2
D3
CH751H-40PT_SOD323-2
2 1
L1
BLM18PG121SN1D_06031 2
POWER
CRT
PLL
A PEG
A SM
TV
D TV/CRT
LVDS
VTTLF
PEG
SM CK
AXF
VTT
DMI
HV
A CK
A LVDS
HDA
U2H
CANTIGA ES_FCBGA1329
VTTV3
VTTU3
VTTV2
VTTU2
VCCA_PEG_BGAD48
VCCA_PEG_PLLAA48
VCCA_CRT_DACB27
VCCA_CRT_DACA26
VCCA_DPLLAF47
VCCA_DPLLBL48
VCCA_HPLLAD1
VCCA_LVDSJ48
VCCA_MPLLAE1
VCCA_TV_DACB24
VCCA_TV_DACA24
VCCD_PEG_PLLAA47
VTTU6
VTTT6
VTTU5
VTTT5
VTTT8
VTTU7
VTTT7
VCCD_HPLLAF1
VTTU13
VTTT13
VTTT12
VTTU11
VTTT11
VTTU10
VTTT10
VTTU9
VTTT9
VTTU8
VTTU12
VCCA_SM_CKAP28
VCCA_SM_CKAN28
VCCA_DAC_BGA25
VCCD_TVDACM25
VTTLFA8
VTTLFL1
VTTLFAB2
VCC_DMIAH48
VCC_DMIAF48
VCC_SM_CKBF21
VCC_SM_CKBH20
VCC_SM_CKBG20
VCC_SM_CKBF20
VCCD_LVDSM38
VCCD_QDACL28
VCC_AXFB22
VCC_AXFB21
VCC_AXFA21
VCCA_SMAR20
VCCA_SMAP20
VCCA_SMAN20
VCCA_SMAR17
VCCA_SMAP17
VCCA_SMAT16
VCCA_SMAR16
VCCA_SMAP16
VCC_TX_LVDSK47
VSSA_LVDSJ47
VCC_HVC35
VCC_HVB35
VCC_PEGV48
VCCD_LVDSL37
VCC_PEGU48
VCC_PEGV47
VCC_PEGU47
VCC_PEGU46
VCCA_SMAN17
VCCA_SM_CKAP25
VCCA_SM_CKAN25
VCCA_SM_CKAN24
VCCA_SM_CK_NCTFAM28
VCCA_SM_CK_NCTFAM26
VCCA_SM_CK_NCTFAM25
VCCA_SM_CK_NCTFAL25
VCCA_SM_CK_NCTFAM24
VCCA_SM_CK_NCTFAL24
VCCA_SM_CK_NCTFAM23
VTTT2
VTTV1
VTTU1
VCC_HVA35
VCC_DMIAH47
VCC_DMIAG47
VSSA_DAC_BGB25
VCCA_SM_CK_NCTFAL23
VCC_HDAA32
R100
0_0805_5%
1 2
R103
0_0603_5%
1 2
C7
6
0.1
U_
04
02
_1
6V
4Z
1
2
C1
05
0.1
U_
04
02
_1
6V
4Z
1
2
+
C7
1
22
0U
_D
2_
4V
M
1
2
C1
16
10
00
P_
04
02
_5
0V
7K
1
2
C7
2
4.7
U_
08
05
_1
0V
4Z
1
2
C1
11
0.4
7U
_0
60
3_
10
V7
K
1
2
C1
06
0.1
U_
04
02
_1
6V
4Z
1
2
C7
3
0.1
U_
04
02
_1
6V
4Z
1
2
C99
0.1U_0402_16V4Z
1
2
C1
18
0.1
U_
04
02
_1
6V
4Z
1
2
C1
04
1U
_0
60
3_
10
V4
Z
1
2
+C9
8
22
0U
_D
2_
4V
M
1
2
C1
14
1U
_0
60
3_
10
V4
Z
1
2
C9
2
0.0
22
U_
04
02
_1
6V
7K
1
2
C1
12
0.4
7U
_0
60
3_
10
V7
K
1
2
R97
0_0603_5%
1 2
C1
01
10
U_
08
05
_1
0V
4Z
1
2
C89
0.1U_0402_16V4Z
1
2
+
C9
4
220U_D2_4VM
1
2
R106
0_0402_5%
1 2
C9
3
0.1
U_
04
02
_1
6V
4Z
1
2
C1
07
0.1
U_
04
02
_1
6V
4Z
1
2
C7
9
1U
_0
60
3_
10
V4
Z
1
2
C9
1
10
U_
08
05
_1
0V
4Z
1
2
R91
BLM18PG181SN1D_06031 2
C9
0
0.1
U_
04
02
_1
6V
4Z
1
2
C7
8
10
U_
08
05
_1
0V
4Z
1
2
R101
MBK2012121YZF_0805
1 2
R107
0_0603_5%1 2
C1
13
10
U_
08
05
_1
0V
4Z
1
2
C7
0
10
U_
08
05
_1
0V
4Z
1
2
R98
MBK2012121YZF_08051 2
C1
20
0.1
U_
04
02
_1
6V
4Z
1
2
R105
10_0402_5%
1 2
R94
10U_FLC-453232-100K_0.25A_10%1 2
C7
5
0.0
22
U_
04
02
_1
6V
7K
1
2
C1
10
0.4
7U
_0
60
3_
10
V7
K
1
2
C9
5
10
U_
08
05
_1
0V
4Z
1
2
C8
3
10
U_
08
05
_1
0V
4Z
@ 1
2
C1
19
0.0
22
U_
04
02
_1
6V
7K
1
2
R88
BLM18PG181SN1D_06031 2
R95
0_0805_5%
1 2
R108
0_0603_5%1 2
C8
7
10
U_
08
05
_1
0V
4Z
1
2
C1
03
10
U_
08
05
_1
0V
4Z
1
2
C6
9
0.1
U_
04
02
_1
6V
4Z
1
2
C1
17
0.0
22
U_
04
02
_1
6V
7K
1
2
C102
1U_0603_10V4Z
1
2
C8
5
0.1
U_
04
02
_1
6V
4Z
1
2
R104
0_0603_5%
1 2
C8
0
0.4
7U
_0
60
3_
10
V7
K
1
2
C96
4.7U_0805_10V4Z
1
2
R96
0_0603_5%
@
1 2
R9010U_FLC-453232-100K_0.25A_10%
1 2
R112
100_0603_1%1 2
R111
BLM18PG181SN1D_06031 2
C1
08
10
U_
08
05
_1
0V
4Z
1
2
C88
1000P_0402_50V7K
1
2
R102
0_0805_5%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VCCSM_LF2VCCSM_LF3
VCCSM_LF1
VCCSM_LF6VCCSM_LF7
VCCSM_LF4VCCSM_LF5
+VCCP
+VCCP
+VCCP
+VCCP
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(5/6)-PWR/GND
Custom
13 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
3000mA
6326.84mA
Extnal Graphic: 1210.34mAintegrated Graphic: 1930.4mA0317 change value
Reserve for WWAN
SI-1 Add C for GM47
C127
0.1U_0402_16V4Z
1
2
C1
44
1U
_0
60
3_
10
V4
Z
1
2
POWER
VCC NCTF
VCC CORE
U2F
CANTIGA ES_FCBGA1329
VCC_NCTFAM32
VCC_NCTFAC30
VCC_NCTFAJ29
VCC_NCTFAK25
VCC_NCTFAA32
VCC_NCTFY32
VCC_NCTFW32
VCC_NCTFU32
VCC_NCTFAM30
VCC_NCTFAL30
VCC_NCTFAK30
VCC_NCTFAG30
VCC_NCTFAF30
VCC_NCTFAE30
VCC_NCTFAL32
VCC_NCTFW30
VCC_NCTFV30
VCC_NCTFAK32
VCC_NCTFAH29
VCC_NCTFAG29
VCC_NCTFAE29
VCC_NCTFAL28
VCC_NCTFAK28
VCC_NCTFAL26
VCC_NCTFAK26
VCC_NCTFAJ32
VCC_NCTFAK24
VCC_NCTFAH32
VCC_NCTFAG32
VCC_NCTFAE32
VCC_NCTFAC32
VCC_NCTFAC29
VCC_NCTFAA29
VCC_NCTFY29
VCC_NCTFW29
VCC_NCTFV29
VCC_NCTFU30
VCC_NCTFAL29
VCC_NCTFAK29
VCC_NCTFAH30
VCC_NCTFAB30
VCC_NCTFAA30
VCC_NCTFY30
VCCAG34
VCCAC34
VCCAB34
VCCAA34
VCCY34
VCCV34
VCCU34
VCCAM33
VCCAK33
VCCAJ33
VCCAG33
VCCAF33
VCCAE33
VCCAC33
VCCAA33
VCCY33
VCCW33
VCCV33
VCCU33
VCCAH28
VCCAF28
VCCAC28
VCCAA28
VCCAJ26
VCCAG26
VCCAE26
VCCAC26
VCCAH25
VCCAG25
VCCAF25
VCCAG24
VCCAJ23
VCCAH23
VCCAF23
VCCT32
VCC_NCTFAK23
C1
40
0.1
U_
04
02
_1
6V
4Z
1
2
POWER
VCC SM
VCC GFX
VCC GFX NCTF
VCC SM LF
U2G
CANTIGA ES_FCBGA1329
VCC_SMAY32
VCC_SMBF31
VCC_SMAW29
VCC_SMBD32
VCC_SMBC32
VCC_SMBB32
VCC_SMBA32
VCC_SMAW32
VCC_SMAV32
VCC_SMAU32
VCC_SMAT32
VCC_SMAR32
VCC_SMAP32
VCC_SMAN32
VCC_SMBH31
VCC_SMBG31
VCC_SMAN33
VCC_SMBG30
VCC_SMBH29
VCC_SMBG29
VCC_SMBF29
VCC_SMBD29
VCC_SMBC29
VCC_SMBB29
VCC_SMBA29
VCC_SMAY29
VCC_SMBH32
VCC_SMAV29
VCC_SMAU29
VCC_SMAT29
VCC_SMAR29
VCC_AXG_NCTFV23
VCC_AXG_NCTFAM21
VCC_AXG_NCTFAL21
VCC_AXG_NCTFAK21
VCC_AXG_NCTFW21
VCC_AXG_NCTFV21
VCC_AXG_NCTFU21
VCC_AXG_NCTFAM20
VCC_AXG_NCTFAK20
VCC_AXG_NCTFW20
VCC_AXG_NCTFV28
VCC_AXG_NCTFU20
VCC_AXG_NCTFAM19
VCC_AXG_NCTFAL19
VCC_AXG_NCTFAK19
VCC_AXG_NCTFAJ19
VCC_AXG_NCTFAH19
VCC_AXG_NCTFAG19
VCC_AXG_NCTFAF19
VCC_AXG_NCTFAE19
VCC_AXG_NCTFAB19
VCC_AXG_NCTFW26
VCC_AXG_NCTFAA19
VCC_AXG_NCTFY19
VCC_AXG_NCTFW19
VCC_AXG_NCTFV19
VCC_AXG_NCTFU19
VCC_AXG_NCTFAM17
VCC_AXG_NCTFAK17
VCC_AXG_NCTFAH17
VCC_AXG_NCTFAG17
VCC_AXG_NCTFAF17
VCC_AXG_NCTFV26
VCC_AXG_NCTFAE17
VCC_AXG_NCTFAC17
VCC_AXG_NCTFAB17
VCC_AXG_NCTFY17
VCC_AXG_NCTFW17
VCC_AXG_NCTFV17
VCC_AXG_NCTFAM16
VCC_AXG_NCTFAL16
VCC_AXG_NCTFAK16
VCC_AXG_NCTFAJ16
VCC_AXG_NCTFW25
VCC_AXG_NCTFAH16
VCC_AXG_NCTFAG16
VCC_AXG_NCTFAF16
VCC_AXG_NCTFAE16
VCC_AXG_NCTFAC16
VCC_AXG_NCTFAB16
VCC_AXG_NCTFAA16
VCC_AXG_NCTFV25
VCC_AXG_NCTFW24
VCC_AXG_NCTFV24
VCC_AXG_NCTFW23
VCC_SMAP29
VCC_SMBG32
VCC_SMBF32
VCC_AXG_NCTFW28
VCC_SMAP33
VCC_AXGY26
VCC_AXGAE25
VCC_AXGAB25
VCC_AXGAA25
VCC_AXGAE24
VCC_AXGAC24
VCC_AXGAA24
VCC_AXGY24
VCC_AXGAE23
VCC_AXGAC23
VCC_AXGAB23
VCC_AXGAA23
VCC_AXGAJ21
VCC_AXGAG21
VCC_AXGAE21
VCC_AXGAC21
VCC_AXGAA21
VCC_AXGY21
VCC_AXGAH20
VCC_AXGAF20
VCC_AXGAE20
VCC_AXGAC20
VCC_AXGAB20
VCC_AXGAA20
VCC_AXGT17
VCC_AXGAM15
VCC_AXGAL15
VCC_AXGAJ15
VCC_AXGAH15
VCC_AXGAF15
VCC_AXGAB15
VCC_SM_LFAV44
VCC_SM_LFBA37
VCC_SM_LFAM40
VCC_SM_LFAV21
VCC_SM_LFAY5
VCC_SM_LFAM10
VCC_SM_LFBB13
VCC_AXGT16
VCC_AXGAG15
VCC_AXGAA15
VCC_AXGY15
VCC_AXGV15
VCC_AXGU15
VCC_AXGAN14
VCC_AXGAM14
VCC_AXGU14
VCC_AXGT14
VCC_AXG_SENSEAJ14
VSS_AXG_SENSEAH14
VCC_AXG_NCTFY16
VCC_AXG_NCTFW16
VCC_AXG_NCTFV16
VCC_AXG_NCTFU16
VCC_SM/NCBA36
VCC_SM/NCBB24
VCC_SM/NCBD16
VCC_SM/NCBB21
VCC_SM/NCAW16
VCC_SM/NCAW13
VCC_SM/NCAT13
VCC_AXGAE15
C1495
22
P_
04
02
_2
5V
8K
@1
2
C1
43
0.4
7U
_0
40
2_
6.3
V6
K
1
2
C134
1U_0603_10V4Z
1
2
T43PAD
C1
25
0.1
U_
04
02
_1
6V
4Z
1
2
C1
30
10
U_
08
05
_1
0V
4Z
1
2
C1
39
0.1
U_
04
02
_1
6V
4Z
1
2
C1494
22
P_
04
02
_2
5V
8K
@1
2
C1
45
1U
_0
60
3_
10
V4
Z
1
2
+
C1
26
33
0U
_D
2E
_2
.5V
M_
R7
1
2
C1
24
10
U_
08
05
_1
0V
4Z
1
2
C128
0.22U_0402_10V4Z
1
2
C1492
22
P_
04
02
_2
5V
8K
@1
2
C1493
22
P_
04
02
_2
5V
8K
@1
2
C136
10U_0805_10V4Z
1
2
+ C1508
33
0U
_D
2E
_2
.5V
M_
R7
GM47@1
2
C129
4.7U_0603_6.3V6M
1
2
C1491
22
P_
04
02
_2
5V
8K
@1
2
C1
33
0.2
2U
_0
40
2_
10
V4
Z
1
2
C1
42
0.2
2U
_0
60
3_
10
V7
K
1
2
C1
32
0.2
2U
_0
40
2_
10
V4
Z
1
2
C1
23
0.0
1U
_0
40
2_
16
V7
K
1
2
T42PAD
C1490
22
P_
04
02
_2
5V
8K
@1
2
+
C1
31
22
0U
_D
2_
4V
M
1
2
C1
22
10
U_
08
05
_1
0V
4Z
1
2
C138
0.1U_0402_16V4Z
1
2
C137
10U_0805_10V4Z
1
2
C1
41
0.2
2U
_0
60
3_
10
V7
K
1
2
+ C135
33
0U
_D
2E
_2
.5V
M_
R7
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Cantiga(6/6)-PWR/GND
Custom
14 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
VSS
VSS NCTF
VSS SCB
NC
U2J
CANTIGA ES_FCBGA1329
VSSBG21
VSSAW21
VSSAU21
VSSAP21
VSSAN21
VSSAH21
VSSAF21
VSSAB21
VSSR21
VSSM21
VSSJ21
VSSG21
VSSBC20
VSSBA20
VSSAW20
VSSAT20
VSSAJ20
VSSAG20
VSSY20
VSSN20
VSSK20
VSSF20
VSSC20
VSSA20
VSSBG19
VSSA18
VSSBG17
VSSBC17
VSSAW17
VSSAT17
VSSR17
VSSM17
VSSH17
VSSC17
VSSBA16
VSSAU16
VSSAN16
VSSN16
VSSK16
VSSG16
VSSE16
VSSBG15
VSSW15
VSSA15
VSSBG14
VSSAA14
VSSC14
VSSBG13
VSSBC13
VSSBA13
VSSAN13
VSSAJ13
VSSAE13
VSSN13
VSSL13
VSSG13
VSSE13
VSSBF12
VSSAV12
VSSAT12
VSSAM12
VSSAA12
VSSJ12
VSSA12
VSSBD11
VSSBB11
VSSAY11
VSSAN11
VSSAH11
VSSY11
VSSN11
VSSG11
VSSC11
VSSBG10
VSSAV10
VSSAT10
VSSAJ10
VSSAE10
VSSAA10
VSSBH8
VSSB9
VSSG9
VSSAD9
VSSAM9
VSSAN9
VSSBC9
VSSM10
VSSBF9
VSSAH8
VSSY8
VSSL8
VSSE8
VSSB8
VSSAY7
VSSAU7
VSSAN7
VSSAJ7
VSSAE7
VSSAA7
VSSN7
VSSJ7
VSSBG6
VSSBD6
VSSAV6
VSSAT6
VSSAC15
VSSAM6
VSSM6
VSSC6
VSSBA5
VSSAH5
VSSAD5
VSSY5
VSSL5
VSSJ5
VSSH5
VSSF5
VSSBE4
VSSBC3
VSSAV3
VSSAL3
VSS_NCTFAF32
VSS_NCTFAB32
VSS_NCTFV32
VSS_NCTFAJ30
VSS_NCTFAM29
VSS_NCTFAF29
VSS_NCTFAB29
VSS_NCTFU26
VSS_NCTFU23
VSS_NCTFAL20
VSS_NCTFV20
VSS_NCTFAC19
VSS_NCTFAL17
VSS_NCTFAJ17
VSS_NCTFAA17
VSS_NCTFU17
VSS_SCBBH48
VSS_SCBBH1
VSS_SCBA48
VSS_SCBC1
VSS_SCBA3
NCE1
NCD2
NCC3
NCB4
NCA5
NCA6
NCA43
NCA44
NCB45
NCC46
NCD47
NCB47
NCA46
NCF48
NCE48
NCC48
NCB48
VSSR3
VSSP3
VSSBA2
VSSAR2
VSSAU2
VSSAP2
VSSF3
VSSAW2
VSSAE2
VSSAF2
VSSAH2
VSSAJ2
VSSAD2
VSSAC2
VSSY2
VSSM2
VSSK2
VSSAM1
VSSAA1
VSSP1
VSSH1
VSSBB8
VSSAV8
VSSAT8
VSSU24
VSSU28
VSSU25
VSSU29
VSSL12
VSS
U2I
CANTIGA ES_FCBGA1329
VSSAU48
VSSA23
VSSAR48
VSSAL48
VSSBB47
VSSAW47
VSSAN47
VSSAJ47
VSSAF47
VSSAD47
VSSAB47
VSSY47
VSST47
VSSN47
VSSL47
VSSG47
VSSBD46
VSSBA46
VSSAV46
VSSAR46
VSSAM46
VSSV46
VSSR46
VSSP46
VSSH46
VSSF46
VSSBF44
VSSAH44
VSSAD44
VSSAA44
VSSY44
VSSU44
VSST44
VSSM44
VSSF44
VSSBC43
VSSAV43
VSSAU43
VSSAM43
VSSJ43
VSSC43
VSSBG42
VSSAY42
VSSAT42
VSSAN42
VSSAJ42
VSSAE42
VSSN42
VSSL42
VSSBD41
VSSAU41
VSSAM41
VSSAH41
VSSAD41
VSSAA41
VSSY41
VSSU41
VSST41
VSSM41
VSSG41
VSSB41
VSSBG40
VSSBB40
VSSAV40
VSSAN40
VSSH40
VSSE40
VSSAT39
VSSAM39
VSSAJ39
VSSAE39
VSSN39
VSSL39
VSSB39
VSSBH38
VSSBC38
VSSBA38
VSSAU38
VSSAH38
VSSAD38
VSSAA38
VSSY38
VSSU38
VSST38
VSSJ38
VSSF38
VSSC38
VSSBD36
VSSAM36
VSSAE36
VSSP36
VSSL36
VSSJ36
VSSF36
VSSB36
VSSAH35
VSSAA35
VSSY35
VSSU35
VSST35
VSSBF34
VSSAM34
VSSAJ34
VSSAF34
VSSAE34
VSSW34
VSSB34
VSSA34
VSSBG33
VSSBC33
VSSBA33
VSSAV33
VSSAR33
VSSAL33
VSSAH33
VSSAB33
VSSP33
VSSL33
VSSH33
VSSN32
VSSK32
VSSF32
VSSC32
VSSA31
VSSAN29
VSST29
VSSN29
VSSK29
VSSH29
VSSF29
VSSA29
VSSBG28
VSSBD28
VSSBA28
VSSAV28
VSSAT28
VSSAR28
VSSAJ28
VSSAG28
VSSAE28
VSSAB28
VSSY28
VSSP28
VSSK28
VSSH28
VSSF28
VSSC28
VSSBF26
VSSAH26
VSSAF26
VSSAB26
VSSAA26
VSSC26
VSSB26
VSSBH25
VSSBD25
VSSBB25
VSSAV25
VSSAR25
VSSAJ25
VSSAC25
VSSY25
VSSN25
VSSL25
VSSJ25
VSSG25
VSSE25
VSSBF24
VSSBF37
VSSBB37
VSSAW37
VSSAT37
VSSAN37
VSSAJ37
VSSH37
VSSC37
VSSBG36
VSSAU36
VSSAT24
VSSAH24
VSSAB24
VSSL24
VSSAY46
VSSG24
VSSE24
VSSAG23
VSSB23
VSSAY24
VSSAJ24
VSSAF24
VSSR24
VSSK24
VSSJ24
VSSF24
VSSBH23
VSSY23
VSSAK15
VSSAD12
VSSAJ6
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
V_DDR_MCH_REF
M_CLK_DDR0
M_CLK_DDR1
M_CLK_DDR#0
M_CLK_DDR#1
DDR_CKE1_DIMMA
DDR_CS0_DIMMA#
CLK_SMBCLK
DDR_A_MA1
DDR_A_MA10
DDR_A_MA3
DDR_A_MA9 DDR_A_MA7DDR_A_MA12
DDR_A_MA5
DDR_A_WE#
DDR_A_D8
DDR_A_D17DDR_A_D16
DDR_A_D27DDR_A_D26
DDR_A_DQS1
DDR_A_DQS0
DDR_A_DQS2
DDR_A_DM3
DDR_A_DM1
DDR_A_DM2
DDR_A_DM0
DDR_A_DQS4
DDR_A_DQS6
DDR_A_DQS7
CLK_SMBDATA
DDR_CKE0_DIMMA
DDR_A_MA8
DDR_CS1_DIMMA#
DDR_A_MA11
DDR_A_MA2DDR_A_MA0
DDR_A_MA4
DDR_A_MA6
DDR_A_CAS#
DDR_A_BS1DDR_A_RAS#
DDR_A_D20DDR_A_D21
DDR_A_D53DDR_A_D52
DDR_A_D55
DDR_A_DM6
DDR_A_DM4
DDR_A_DM5
DDR_A_DM7
DDR_A_MA13
DDR_A_DQS5
DDR_A_BS0
DDR_A_BS2
DDR_A_DQS#0
DDR_A_DQS#1
DDR_A_DQS#2
DDR_A_DQS3DDR_A_DQS#3
DDR_A_DQS#4
DDR_A_DQS#5
DDR_A_DQS#6
DDR_A_DQS#7
M_ODT1
M_ODT0
DDR_A_D51DDR_A_D54DDR_A_D50
DDR_A_D49DDR_A_D48
DDR_A_D42
DDR_A_D39
DDR_A_D22DDR_A_D23
DDR_A_D12DDR_A_D13
DDR_A_D10 DDR_A_D14DDR_A_D11 DDR_A_D15
DDR_A_D9
DDR_A_D0DDR_A_D1
DDR_A_D3DDR_A_D2
DDR_A_D4
DDR_A_D6
DDR_A_D5
DDR_A_D7
DDR_A_D18DDR_A_D19
DDR_A_D31DDR_A_D30
DDR_A_D28DDR_A_D29DDR_A_D25DDR_A_D24
DDR_A_D36
DDR_A_D38
DDR_A_D37
DDR_A_D35
DDR_A_D32DDR_A_D33
DDR_A_D34
DDR_A_D44DDR_A_D45
DDR_A_D40DDR_A_D41
DDR_A_D46
DDR_A_D60DDR_A_D61 DDR_A_D57
DDR_A_D56
DDR_A_D58DDR_A_D63
DDR_A_D59DDR_A_D62
M_ODT1DDR_CS1_DIMMA#
DDR_A_MA14
DDR_A_MA11
DDR_A_D47 DDR_A_D43
DDR_A_BS2DDR_CKE0_DIMMADDR_A_MA12DDR_A_MA9
DDR_A_MA8DDR_A_MA5DDR_A_MA1DDR_A_MA3
DDR_A_BS0DDR_A_MA10DDR_A_CAS#DDR_A_WE#
DDR_CKE1_DIMMADDR_A_MA14
DDR_A_MA6DDR_A_MA7
DDR_A_MA2DDR_A_MA4DDR_A_BS1DDR_A_MA0
DDR_A_MA13M_ODT0DDR_CS0_DIMMA#DDR_A_RAS#
DDR_A_D[0..63]10
DDR_CKE0_DIMMA9
DDR_A_BS210
DDR_A_BS010
DDR_A_WE#10
DDR_A_CAS#10
M_ODT19
DDR_CS1_DIMMA#9
M_CLK_DDR0 9M_CLK_DDR#0 9
DDR_CKE1_DIMMA 9
DDR_A_BS1 10DDR_A_RAS# 10DDR_CS0_DIMMA# 9
M_CLK_DDR#1 9
M_ODT0 9
V_DDR_MCH_REF 9,16
M_CLK_DDR1 9
PM_EXTTS#0 9
CLK_SMBDATA16,17,24CLK_SMBCLK16,17,24
DDR_A_DQS#[0..7]10
DDR_A_DM[0..7]10
DDR_A_DQS[0..7]10
DDR_A_MA[0..14]10
+1.8V
+3VS
+1.8V
+1.8V
+0.9V
+0.9V
+0.9V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
DDRII-SODIMM SLOT1
Custom
15 46Wednesday, February 18, 2009
2006/02/13 2006/03/10Compal Electronics, Inc.
Layout Note:Place these resistorclosely JP3,alltrace length Max=1.5"
Layout Note:Place nearJP3Layout Note:Place one cap close to every 2pullup resistors terminated to +0.9VS
SO-DIMM AC
16
9
0.1
U_
04
02
_1
6V
4Z
1
2
C1
60
0.1
U_
04
02
_1
6V
4Z
1
2
RP1156_0404_4P2R_5%
1 42 3
R1
16
10
K_
04
02
_5
%
12
C171
2.2
U_
06
03
_6
.3V
4Z 1
2
C172
0.1
U_
04
02
_1
6V
4Z
1
2
RP33
56_8P4R_0.05
1 82 73 64 5
C1
63
0.1
U_
04
02
_1
6V
4Z
1
2
C1
51
0.1
U_
04
02
_1
6V
4Z
1
2
RP34
56_8P4R_0.05
1 82 73 64 5
C1
70
0.1
U_
04
02
_1
6V
4Z
1
2
C1
68
0.1
U_
04
02
_1
6V
4Z
1
2
C1
61
0.1
U_
04
02
_1
6V
4Z
1
2
R117 56_0402_5%
1 2
C1
64
0.1
U_
04
02
_1
6V
4Z
1
2
C1
55
2.2
U_
08
05
_1
6V
4Z
1
2
C1
67
0.1
U_
04
02
_1
6V
4Z
1
2
C1
65
0.1
U_
04
02
_1
6V
4Z
1
2
C1
62
0.1
U_
04
02
_1
6V
4Z
1
2
+
C1
50
33
0U
_D
2E
_2
.5V
M_
R7
1
2
RP29
56_8P4R_0.05
1 82 73 64 5
RP32
56_8P4R_0.05
1 82 73 64 5
C1
66
0.1
U_
04
02
_1
6V
4Z
1
2
C1
59
0.1
U_
04
02
_1
6V
4Z
1
2
C1
53
2.2
U_
08
05
_1
6V
4Z
1
2
C1
47
2.2
U_
08
05
_1
6V
4Z
1
2
RP30
56_8P4R_0.05
1 82 73 64 5
C1
46
2.2
U_
08
05
_1
6V
4Z
1
2
C1
49
0.1
U_
04
02
_1
6V
4Z
1
2
R1
15
10
K_
04
02
_5
%
12
C1
58
0.1
U_
04
02
_1
6V
4Z
1
2
JDIMM1
FOX_ASOA426-M4R-TRCONN@
VREF1
VSS3
DQ05
DQ17
VSS9
DQS0#11
DQS013
VSS15
DQ217
DQ319
VSS21
DQ823
DQ925
VSS27
DQS1#29
DQS131
VSS33
DQ1035
DQ1137
VSS39
VSS41
DQ1643
DQ1745
VSS47
DQS2#49
DQS251
VSS53
DQ1855
DQ1957
VSS59
DQ2461
DQ2563
VSS65
DM367
NC69
VSS71
DQ2673
DQ2775
VSS77
CKE079
VDD81
NC83
BA285
VDD87
A1289
A991
A893
VDD95
A597
A399
A1101
VDD103
A10/AP105
BA0107
WE#109
VDD111
CAS#113
NC/S1#115
VDD117
NC/ODT1119
VSS121
DQ32123
DQ33125
VSS127
DQS4#129
DQS4131
VSS133
DQ34135
DQ35137
VSS139
DQ40141
DQ41143
VSS2
DQ44
DQ56
VSS8
DM010
VSS12
DQ614
DQ716
VSS18
DQ1220
DQ1322
VSS24
DM126
VSS28
CK030
CK0#32
VSS34
DQ1436
DQ1538
VSS40
VSS42
DQ2044
DQ2146
VSS48
NC50
DM252
VSS54
DQ2256
DQ2358
VSS60
DQ2862
DQ2964
VSS66
DQS3#68
DQS370
VSS72
DQ3074
DQ3176
VSS78
NC/CKE180
VDD82
NC/A1584
NC/A1486
VDD88
A1190
A792
A694
VDD96
A498
A2100
A0102
VDD104
BA1106
RAS#108
S0#110
VDD112
ODT0114
NC/A13116
VDD118
NC120
VSS122
DQ36124
DQ37126
VSS128
DM4130
VSS132
DQ38134
DQ39136
VSS138
DQ44140
DQ45142
VSS144
VSS145
DM5147
VSS149
DQ42151
DQ43153
VSS155
DQ48157
DQ49159
VSS161
NC,TEST163
VSS165
DQS6#167
DQS6169
VSS171
DQ50173
DQ51175
VSS177
DQ56179
DQ57181
VSS183
DM7185
VSS187
DQ58189
DQ59191
VSS193
SDA195
SCL197
VDDSPD199
DQS5#146
DQS5148
VSS150
DQ46152
DQ47154
VSS156
DQ52158
DQ53160
VSS162
CK1164
CK1#166
VSS168
DM6170
VSS172
DQ54174
DQ55176
VSS178
DQ60180
DQ61182
VSS184
DQS7#186
DQS7188
VSS190
DQ62192
DQ63194
VSS196
SAO198
SA1200
VS
S2
03
VS
S2
04
C1
52
2.2
U_
08
05
_1
6V
4Z
1
2
RP31
56_8P4R_0.05
1 82 73 64 5
C1
54
2.2
U_
08
05
_1
6V
4Z
1
2
C1
48
0.1
U_
04
02
_1
6V
4Z
1
2
C1
57
0.1
U_
04
02
_1
6V
4Z
1
2
C1
56
0.1
U_
04
02
_1
6V
4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_B_DQS#4
DDR_B_D14
DDR_B_DQS4
DDR_B_BS2
DDR_B_MA2
DDR_CKE2_DIMMB
DDR_B_D8
DDR_B_DM3
DDR_B_D45
DDR_B_MA3
DDR_B_D32
DDR_B_D40
DDR_B_D6
DDR_B_MA7
DDR_B_D13
DDR_B_D1
DDR_B_DQS#0
DDR_CS3_DIMMB#
M_ODT3
DDR_B_MA11
DDR_B_D47
DDR_B_WE#
DDR_B_D7
DDR_B_D11
DDR_B_MA10
DDR_B_D34
DDR_B_D41
DDR_B_DQS5
M_ODT2
DDR_B_DQS2
DDR_B_DQS#7
DDR_B_MA6
DDR_B_D9
DDR_B_D44
DDR_B_D62
DDR_B_DM7
DDR_B_BS0
DDR_B_MA5
DDR_B_D56
DDR_B_DQS#3
DDR_B_D10
DDR_B_D12
DDR_B_D19
DDR_B_D37
DDR_B_DQS7
DDR_B_D42
DDR_B_D36
DDR_CKE3_DIMMB
DDR_B_DQS0
DDR_B_D46
DDR_B_MA1
DDR_B_MA8
DDR_B_DQS#2
DDR_B_DQS#5
DDR_B_MA12
DDR_B_DQS3
DDR_B_RAS#
DDR_B_MA4
DDR_B_DM5
DDR_B_D35
DDR_B_D43
DDR_B_D2
DDR_B_MA13
DDR_B_D33
DDR_B_DQS1
DDR_B_BS1
DDR_B_D59
DDR_B_DQS#6
DDR_B_DM4
DDR_B_DQS6
DDR_B_DQS#1
DDR_B_MA9
DDR_B_MA0
DDR_B_D3
DDR_B_D15
DDR_B_CAS#
DDR_B_D18
DDR_CS2_DIMMB#
DDR_B_DM0
DDR_B_DM1
DDR_B_D0
DDR_B_DM6
DDR_B_D60
DDR_B_DM2
DDR_B_D38DDR_B_D39
DDR_B_D31DDR_B_D30
DDR_B_D27
DDR_B_D28
DDR_B_D20DDR_B_D16DDR_B_D21DDR_B_D17
M_CLK_DDR3M_CLK_DDR#3
M_CLK_DDR2M_CLK_DDR#2
DDR_B_D5DDR_B_D4
DDR_B_D23DDR_B_D22
DDR_B_D29DDR_B_D24DDR_B_D25
DDR_B_D26
DDR_B_D61 DDR_B_D57
DDR_B_D58DDR_B_D63
V_DDR_MCH_REF
M_ODT3DDR_CS3_DIMMB#
DDR_B_BS0DDR_B_MA10
DDR_B_MA14
DDR_CKE3_DIMMB
CLK_SMBCLKCLK_SMBDATA
DDR_B_MA1DDR_B_MA3
DDR_B_D51DDR_B_D54
DDR_B_D49DDR_B_D48
DDR_B_D55DDR_B_D50
DDR_B_D52DDR_B_D53
DDR_B_MA14DDR_B_MA11DDR_B_MA7DDR_B_MA6
DDR_B_MA4DDR_B_MA2DDR_B_BS1DDR_B_MA0
DDR_B_RAS#DDR_CS2_DIMMB#M_ODT2DDR_B_MA13
DDR_B_BS2DDR_CKE2_DIMMBDDR_B_MA9DDR_B_MA12
DDR_B_MA8DDR_B_MA5DDR_B_WE#DDR_B_CAS#
DDR_CKE3_DIMMB 9
DDR_CS2_DIMMB# 9
V_DDR_MCH_REF 9,15
DDR_B_WE#10
DDR_B_BS1 10DDR_B_RAS# 10
DDR_B_CAS#10
M_ODT39
DDR_CKE2_DIMMB9
DDR_CS3_DIMMB#9
DDR_B_BS210
DDR_B_BS010
M_ODT2 9
PM_EXTTS#1 9
M_CLK_DDR2 9
M_CLK_DDR#2 9
M_CLK_DDR3 9M_CLK_DDR#3 9
CLK_SMBDATA15,17,24CLK_SMBCLK15,17,24
DDR_B_MA[0..14]10
DDR_B_D[0..63]10
DDR_B_DQS#[0..7]10
DDR_B_DM[0..7]10
DDR_B_DQS[0..7]10
+1.8V
+3VS+3VS
+1.8V
+1.8V
+0.9V
+0.9V+0.9V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
DDRII-SODIMM SLOT2
16 46Wednesday, February 18, 2009
2006/02/13 2006/03/10Compal Electronics, Inc.
SO-DIMM B
Layout Note:Place nearJP10Layout Note:Place one cap close to every 2pullup resistors terminated to +0.9VS
Layout Note:Place these resistorclosely JP3,alltrace length Max=1.5"0612 add
C1
83
2.2
U_
08
05
_1
6V
4Z
1
2
C1
87
0.1
U_
04
02
_1
6V
4Z
1
2
RP36
56_8P4R_0.05
1 82 73 64 5
C1
88
0.1
U_
04
02
_1
6V
4Z
1
2
C1
82
0.1
U_
04
02
_1
6V
4Z
1
2
C1
92
0.1
U_
04
02
_1
6V
4Z
1
2
C1
89
0.1
U_
04
02
_1
6V
4Z
1
2
RP1656_0404_4P2R_5%
1 42 3
R118
10K_0402_5%
1 2
C1
79
0.1
U_
04
02
_1
6V
4Z
1
2
R1
19
10
K_
04
02
_5
%
12
C1
81
0.1
U_
04
02
_1
6V
4Z
1
2
C1
77
2.2
U_
08
05
_1
6V
4Z
1
2
C1
96
0.1
U_
04
02
_1
6V
4Z
1
2
C198
0.1
U_
04
02
_1
6V
4Z
1
2
C1
93
0.1
U_
04
02
_1
6V
4Z
1
2
JDIMM2
FOX_AS0A426-N8RN-7FCONN@
VREF1
VSS3
DQ05
DQ17
VSS9
DQS0#11
DQS013
VSS15
DQ217
DQ319
VSS21
DQ823
DQ925
VSS27
DQS1#29
DQS131
VSS33
DQ1035
DQ1137
VSS39
VSS41
DQ1643
DQ1745
VSS47
DQS2#49
DQS251
VSS53
DQ1855
DQ1957
VSS59
DQ2461
DQ2563
VSS65
DM367
NC69
VSS71
DQ2673
DQ2775
VSS77
CKE079
VDD81
NC83
BA285
VDD87
A1289
A991
A893
VDD95
A597
A399
A1101
VDD103
A10/AP105
BA0107
WE#109
VDD111
CAS#113
NC/S1#115
VDD117
NC/ODT1119
VSS121
DQ32123
DQ33125
VSS127
DQS4#129
DQS4131
VSS133
DQ34135
DQ35137
VSS139
DQ40141
DQ41143
VSS145
DM5147
VSS149
DQ42151
DQ43153
VSS155
DQ48157
DQ49159
VSS161
NC,TEST163
VSS165
DQS6#167
DQS6169
VSS171
DQ50173
DQ51175
VSS177
DQ56179
DQ57181
VSS183
DM7185
VSS187
DQ58189
DQ59191
VSS193
SDA195
SCL197
VDDSPD199
VSS2
DQ44
DQ56
VSS8
DM010
VSS12
DQ614
DQ716
VSS18
DQ1220
DQ1322
VSS24
DM126
VSS28
CK030
CK0#32
VSS34
DQ1436
DQ1538
VSS40
VSS42
DQ2044
DQ2146
VSS48
NC50
DM252
VSS54
DQ2256
DQ2358
VSS60
DQ2862
DQ2964
VSS66
DQS3#68
DQS370
VSS72
DQ3074
DQ3176
VSS78
NC/CKE180
VDD82
NC/A1584
NC/A1486
VDD88
A1190
A792
A694
VDD96
A498
A2100
A0102
VDD104
BA1106
RAS#108
S0#110
VDD112
ODT0114
NC/A13116
VDD118
NC120
VSS122
DQ36124
DQ37126
VSS128
DM4130
VSS132
DQ38134
DQ39136
VSS138
DQ44140
DQ45142
VSS144
DQS5#146
DQS5148
VSS150
DQ46152
DQ47154
VSS156
DQ52158
DQ53160
VSS162
CK1164
CK1#166
VSS168
DM6170
VSS172
DQ54174
DQ55176
VSS178
DQ60180
DQ61182
VSS184
DQS7#186
DQS7188
VSS190
DQ62192
DQ63194
VSS196
SA0198
SA1200
VS
S2
01
VS
S2
02
R120 56_0402_5%
1 2
C1
75
2.2
U_
08
05
_1
6V
4Z
1
2
C1
94
0.1
U_
04
02
_1
6V
4Z
1
2
C1
74
2.2
U_
08
05
_1
6V
4Z
1
2
C1
78
0.1
U_
04
02
_1
6V
4Z
1
2
C1
73
2.2
U_
08
05
_1
6V
4Z
1
2
C1
76
2.2
U_
08
05
_1
6V
4Z
1
2
C1
80
0.1
U_
04
02
_1
6V
4Z
1
2
C1
91
0.1
U_
04
02
_1
6V
4Z
1
2
RP37
56_8P4R_0.05
1 82 73 64 5
RP2456_0404_4P2R_5%
1 42 3
C197
2.2
U_
06
03
_6
.3V
4Z 1
2
RP35
56_8P4R_0.05
1 82 73 64 5
RP39
56_8P4R_0.05
1 82 73 64 5
C1
95
0.1
U_
04
02
_1
6V
4Z
1
2
C1
84
0.1
U_
04
02
_1
6V
4Z
1
2
RP1456_0404_4P2R_5%
1 42 3
C1
86
0.1
U_
04
02
_1
6V
4Z
1
2
C1
85
0.1
U_
04
02
_1
6V
4Z
1
2
RP38
56_8P4R_0.05
1 82 73 64 5
C1
90
0.1
U_
04
02
_1
6V
4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FSC
FSB
FSA
H_STP_CPU#H_STP_PCI#
R_CLKREQ#_7
CLK_48M_ICH
CLK_14M_ICH
CLK_PCI_ICH
CLK_PCI_EC
CLK_DEBUG_PORT_1
CLK_XTAL_IN
CLK_XTAL_OUT
CLK_SMBCLK
CLK_SMBDATA
ITP_EN PCI_CLK3
ITP_EN
REF1
FSA
R_CKPWRGDFSB
CLK_XTAL_OUTCLK_XTAL_IN
FSC
CLK_SMBDATACLK_SMBCLK
PCI2_TME27_SELPCI_CLK3
R_CLKREQ#_C
R_CLKREQ#_4
R_CLKREQ#_6
R_CLKREQ#_10
R_CLKREQ#_9PCI2_1
CLK_48M_CR
CPU_BSEL27
MCH_CLKSEL2 9
CPU_BSEL17
MCH_CLKSEL1 9
CPU_BSEL07
MCH_CLKSEL0 9
H_STP_CPU# 22
CLKREQ#_79
ICH_SMBCLK22,26
ICH_SMBDATA22,26
CLK_PCI_ICH20
CLK_48M_ICH22
VGATE22,42CLK_ENABLE#42
CK_PWRGD22
CLK_14M_ICH22
CLK_SMBDATA15,16,24
CLK_SMBCLK15,16,24
CLK_PCI_EC32
MCH_SSCDREFCLK 9MCH_SSCDREFCLK# 9
CLK_PCIE_ICH 22CLK_PCIE_ICH# 22
CLK_PCIE_SATA# 21CLK_PCIE_SATA 21
CLKREQ#_C 22
CLKREQ#_4 26
CLK_PCIE_LAN# 25CLK_PCIE_LAN 25
CLK_PCIE_NCARD 26CLK_PCIE_NCARD# 26
CLK_PCIE_MCARD0# 26CLK_PCIE_MCARD0 26
CLK_PCIE_MCARD2# 26CLK_PCIE_MCARD2 26CLKREQ#_6 26
CLK_MCH_3GPLL 9CLK_MCH_3GPLL# 9CLK_MCH_BCLK#9
CLK_MCH_BCLK9CLK_CPU_BCLK#6CLK_CPU_BCLK6
CLKREQ#_10 26
H_STP_PCI# 22
CLK_MCH_DREFCLK#9CLK_MCH_DREFCLK9
CLKREQ#_9 25
CLK_DEBUG_PORT_126
CLK_48M_CR27
+VCCP
+VCCP
+VCCP
+3VS_CK505
+VCCP
+3VS
+3VS
+3VS +3VS
+3VS
+3VS_CK505
+3VS_CK505
+1.05VS_CK505+1.05VS_CK505
+1.05VS_CK505
+3VS_CK505
+3VS_CK505
+1.05VS_CK505
+3VS
+1.05VS_CK505
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Clock Generator CK505
17 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Place close to U3CPUNB
100 PCIMHz266 SRCMHzCLKSEL2 33.30FSC REFMHz DOT_96MHz USBMHz14.318 96.0 48.01331 200166333 ReservedRouting the trace at least10mil
SB, MINIPCI1 =ITP/ITP#PCI_CLK3 0 =SRC8/SRC8#1 = Enable SRC0 &27MHz(DIS)0 = Enable DOT96 &SRC1(UMA)ITP_EN NB(UMA) NB_SSC (UMA)ICHSATANew CardLAN
3G_PLLMiniCard_2(WLAN)
CPUMHzCLKSEL1FSB CLKSEL0FSA 48.048.048.048.048.048.096.096.096.096.096.096.0
14.31814.31814.31814.31814.31814.31833.333.333.333.333.333.3
10010010010010010010040000 0000 00000 11111111111
EMI
MiniCard_0
For WWAN
For WWAN
SI-1 Using USB_0 for CLK_48M_CR
Install C217,C218,C219 for WWANnoise
C212
0.1U_0402_16V4Z
1
2
T83
C21612P_0402_50V8J
12
R738 475_0402_1%1 2
C1507
47P_0402_50V8J
1
2
C204
0.1U_0402_16V4Z
1
2
R1631K_0402_5%
@
12
R147 33_0402_1%1 2
R142 0_0402_5%@ 1 2
R146 475_0402_1%1 2
C14825P_0402_50V8C@ 12
C211
0.1U_0402_16V4Z
1
2
R179
2.2K_0402_5%
C1496
47P_0402_50V8J
1
2
C209
10U_0805_10V4Z
1
2
R18010K_0402_5%
12
R158 33_0402_1%1 2
R178
2.2K_0402_5%
R121
0_0805_5%
1 2
R122
0_0805_5%1 2
R154
0_0402_5%1 2
R171
0_0402_5%1 2
C199
10U_0805_10V4Z
1
2
R138
0_0402_5%1 2
R1101 22_0402_1%1 2
R156 475_0402_1%1 2
R1391K_0402_5%
@
12
R128
2.2K_0402_5%
1 2
C21418P_0402_50V8J
1
2
R18210K_0402_5%
@
12
C200
0.1U_0402_16V4Z
1
2
R162 475_0402_1%1 2
SLG8SP553VTR_QFN72_10x10
U3
VD
D_
48
19
US
B_
0/F
S_
A2
0
US
B_
1/C
LK
RE
Q_
A#
21
VS
S_
48
22
VD
D_
IO2
3
SR
C_
0/D
OT
_9
62
4
SR
C_
0#
/DO
T_
96
#2
5
VS
S_
IO2
6
VD
D_
PL
L3
27
LC
DC
LK
/27
M2
8
LC
DC
LK
#/2
7M
_S
S2
9
VS
S_
PL
L3
30
VD
D_
PL
L3
_IO
31
SR
C_
23
2
SR
C_
2#
33
VS
S_
SR
C3
4
SR
C_
33
5
SR
C_
3#
36
VD
D_
CP
U7
2
CP
U_
07
1
CP
U_
0#
70
VS
S_
CP
U6
9
CP
U_
16
8
CP
U_
1#
67
VD
D_
CP
U_
IO6
6
CL
KR
EQ
_7
#6
5
SR
C_
8/C
PU
_IT
P6
4
SR
C_
8#
/CP
U_
ITP
#6
3
VD
D_
SR
C_
IO6
2
SR
C_
76
1
SR
C_
7#
60
VS
S_
SR
C5
9
CL
KR
EQ
_6
#5
8
SR
C_
65
7
SR
C_
6#
56
VD
D_
SR
C5
5
PCI_STOP#54
CPU_STOP#53
VDD_SRC_IO52
SRC_10#51
SRC_1050
CLKREQ_10#49
SRC_1148
SRC_11#47
CLKREQ_11#46
SRC_9#45
SRC_944
CLKREQ_9#43
VSS_SRC42
CLKREQ_4#41
SRC_4#40
SRC_439
VDD_SRC_IO38
CLKREQ_3#37
CKPWRGD/PD#1
FS_B/TEST_MODE2
VSS_REF3
XTAL_OUT4
XTAL_IN5
VDD_REF6
REF_0/FS_C/TEST_7
REF_18
SDA9
SCL10
NC11
VDD_PCI12
PCI_113
PCI_214
PCI_315
PCI_4/SEL_LCDCL16
PCIF_5/ITP_EN17
VSS_PCI18
thm_pad73
C1506
47P_0402_50V8J
1
2
R18110K_0402_5%
@
12
R393 39_0402_1%
1 2
C210
0.1U_0402_16V4Z
1
2
R18310K_0402_5%
12
C201
0.1U_0402_16V4Z
1
2
Y1
14.318MHZ_16PF_7A14300083
1 2
R1291K_0402_5%
1 2
C2155P_0402_50V8C@ 12
R1431K_0402_5%
@
12
Q3B
2N7002DW-7-F_SOT363-6
3
5
4
C21747P_0402_50V8J@ 12
Q3A
2N7002DW-7-F_SOT363-6
6 1
2
R164
10K_0402_5%
1 2
R1570_0402_5%
@
12
C208
0.1U_0402_16V4Z
1
2
R167 22_0402_1%1 2
C207
0.1U_0402_16V4Z
1
2
R1651K_0402_5%
1 2
C21847P_0402_50V8J@ 12
R1501K_0402_5%
1 2
R161 33_0402_1%1 2
R123
56_0402_5%
1 2
R1740_0402_5%
@
12
R126 475_0402_1%1 2
C21947P_0402_50V8J@ 12
R141 0_0402_5%@ 1 2
C21318P_0402_50V8J
1
2
C206
10U_0805_10V4Z
1
2
C203
0.1U_0402_16V4Z
1
2
T44
C202
0.1U_0402_16V4Z
1
2
CLRP1
NO SHORT PADS
12
R133 475_0402_1%1 2
R140 0_0402_5%1 2
C205
0.1U_0402_16V4Z
1
2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
GREEN
HSYNC_G_A
VSYNC_G_A D_VSYNC
D_HSYNC
CRT_VSYNC
CRT_HSYNC
3VDDCDA
3VDDCCL
D_DDCDATA
D_DDCCLK
BLUEC_BLU
C_RED
GREEN
RED
C_GRN
RED
BLUE
RED
GREEN
BLUE
CRT_HSYNC11
CRT_VSYNC113VDDCDA 11
3VDDCCL 11
M_RED11
M_GREEN11
M_BLUE11
+CRTVDD+RCRT_VCC+5VS
+CRTVDD
+3VS+CRTVDD +CRTVDD
+5VS +5VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
CRT Connector
18 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
W=40mils Place close toJCRT1
CRT Termination/EMI Filter
D4
RB491D_SC59-3
2 1
C2220.1U_0402_16V4Z
1 2
R185
2.2K_0402_5%
12
U4SN74AHCT1G125GW_SOT353-5
A2
Y4O
E#
1G
3P
5
R1872.2K_0402_5%
12
F1
1.1A_6VDC_FUSE
21
C2210.1U_0402_16V4Z
1 2
D5
DA
N2
17
T1
46
_S
C5
9-3
@
2 31
C226
22
P_
04
02
_5
0V
8J
@
1
2
L4HLC0603CSCCR11JT_0603
1 2
JCRT1
SUYIN_070546FR015S263ZRCONN@
611
17
1228
1339
144
1015
5
1617
R1890_0603_5%1 2
R1
96
15
0_
04
02
_1
%
12
R1
95
15
0_
04
02
_1
%
12
C228
10
P_
04
02
_5
0V
8J
1
2
Q5A
2N7002DW-7-F_SOT363-6
6 1
2
R1
97
15
0_
04
02
_1
%
12
D6
DA
N2
17
T1
46
_S
C5
9-3
@
2 31
U5SN74AHCT1G125GW_SOT353-5
A2
Y4O
E#
1G
3P
5
R186
2.2K_0402_5%
12
C224
5P_0402_50V8C
@1
2
L3HLC0603CSCCR11JT_0603
1 2
C225
22
P_
04
02
_5
0V
8J
@
1
2
D7
DA
N2
17
T1
46
_S
C5
9-3
@
2 31
R1882.2K_0402_5%
12
C230
10
P_
04
02
_5
0V
8J
1
2
C223
5P_0402_50V8C
@1
2
L2HLC0603CSCCR11JT_0603
1 2
Q5B
2N7002DW-7-F_SOT363-6
3
5
4
C220
0.1U_0402_16V4Z
1
2
R1840_0603_5%1 2
C229
10
P_
04
02
_5
0V
8J
1
2
C227
22
P_
04
02
_5
0V
8J
@
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDC2_CLK
LVDS_A2-
LVDS_ACLK+LVDS_ACLK-DDC2_CLKDDC2_DATA
DMIC_DAT
DDC2_DATA
LVDS_A1-
DDC2_DATA
DDC2_CLK
LVDS_ACLK-
BKOFF#
LVDS_A2+
LVDS_A1+
LVDS_ACLK+
LVDS_A0-
USB20_N4
DMIC_CLK
LVDS_A0+USB20_P4
+3V_LOGO
DMIC_DAT
DMIC_CLK
BKOFF#
LVDS_B2-LVDS_B2+
LVDS_B1+LVDS_B1-
LVDS_B0+
LVDS_BCLK-LVDS_BCLK+
LVDS_B0-
LVDS_BCLK+LVDS_BCLK-
USB20_N4
USB20_P4
INV_PWMINV_PWM 32BKOFF# 32
LVDS_A2+ 11LVDS_A2- 11
LVDS_A1+ 11LVDS_A1- 11
LVDS_A0+ 11LVDS_A0- 11
LVDS_ACLK+ 11LVDS_ACLK- 11
DMIC_DAT 28DMIC_CLK 28
DDC2_DATA 11
DDC2_CLK 11
USB20_P422USB20_N422
ENAVDD11LVDS_B2+11LVDS_B2-11
LVDS_B1+11LVDS_B1-11
LVDS_B0+11LVDS_B0-11
LVDS_BCLK+11LVDS_BCLK-11
NB_BKLT_CTRL 11
INVPWR_B++LCDVDD+3VS
+3VS
+USB_CAM
+USB_CAM
+LCDVDD+5VALW+LCDVDD
+LCDVDD
INVPWR_B+B+
+3VS
+5VS
+3VS
+5VS
+5VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
LCD CONN.
19 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
LVDS CONN & USB Camera + Dig Mic
EMI request.EMI request
+USB_CAM is +3.9VS, R1091:215K; R1093:100Kohm
USB Camera
Avoid Panel display garbage after power on.Limited Current < 1A
+USB_CAM=1.25(1+R1091/R1093)
EMI reserverMust close JLVDS1pin 24、26
R1237 0_0402_5%@12
C1399 100P_0402_50V8J@ 1 2
C238
0.047U_0402_16V7K
R4400_0402_5%
12
R2022.2K_0402_5%
12
C1504 100P_0402_50V8J@ 1 2
C236
68
0P
_0
40
2_
50
V7
K
1
2
C235
68
0P
_0
40
2_
50
V7
K
12
C232
0.1U_0402_16V4Z
1
2
G
D S
Q7SI2301BDS-T1-E3_SOT23-3
2
1 3
C234
4.7
U_
08
05
_1
0V
4Z
1
2
C1401 100P_0402_50V8J@ 1 2
L5 0_0805_5%@
1 2
U42
G916-390T1UF_SOT23-5
IN1
GND2
SHDN3
OUT5
BYP4
R1091215K_0603_1%
12
Q8A
2N7002DW-7-F_SOT363-6
61
2
D61
PRTR5V0U2X_SOT143-4
GND1
IO12
IO23
VIN4
C139210U_0805_6.3V6M
1
2
C1400 100P_0402_50V8J@ 1 2
Q8B2N7002DW-7-F_SOT363-6
3
5
4
C1505 100P_0402_50V8J@ 1 2
R2032.2K_0402_5%
12
C302
220P_0402_25V8J
@ 1
2
R1093100K_0402_1%
12
C1391
10U_0805_6.3V6M
1
2
C231
0.1U_0402_16V4Z
1
2
JLVDS1
ACES_88242-4001CONN@
11
33
55
77
99
1111
1313
1515
1717
1919
2121
2323
2525
2727
2929
3131
3333
3535
3737
3939
22
44
66
88
1010
1212
1414
1616
1818
2020
2222
2424
2626
2828
3030
3232
3434
3636
3838
4040
GND41
GND42
R1991M_0402_5%
12
C2334.7U_0805_10V4Z
1
2
L6FBMA-L11-201209-221LMA30T_0805
1 2
C1402 100P_0402_50V8J@ 1 2
R198100_0805_5%
12
R727100_0805_5%
1 2
R24510K_0402_5%
@
12
R200
100K_0402_5%
12
C303
220P_0402_25V8J
@1
2
C434680P_0402_50V7K
1
2
R201100K_0402_5%
12
R1238 0_0402_5%12
C237
68
0P
_0
40
2_
50
V7
K
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SPI_CS1#_R
PCI_GNT3#
PCI_PIRQH#
PCI_REQ2#
PCI_REQ3#
PCI_PIRQD#
PCI_TRDY#
PCI_FRAME#
PCI_IRDY#
PCI_PERR#
PCI_SERR#
PCI_PIRQA#
PCI_PIRQC#
PCI_PIRQF#
PCI_GNT0#
PCI_PLOCK#
PCI_RST#
CLK_PCI_ICH
PCI_PERR#
PLT_RST#
CLK_PCI_ICH
PCI_SERR#
PCI_DEVSEL#
PCI_PME#
PCI_STOP#
PCI_REQ3#
PCI_GNT0#
PCI_TRDY#PCI_FRAME#
PCI_IRDY#
PCI_REQ2#
PCI_REQ1#
PCI_GNT3#
PCI_PIRQA#
PCI_PIRQC#PCI_PIRQB#
PCI_PIRQD#PCI_PIRQG#
PCI_PIRQE#PCI_PIRQF#
PCI_PIRQH#
PCI_REQ0#
PCI_DEVSEL#
PCI_REQ1#
PCI_STOP#
PCI_PLOCK#
PCI_PIRQE#PCI_PIRQB#PCI_PIRQG#PCI_REQ0#
SPI_CS1#_R22
PCI_PME# 32CLK_PCI_ICH 17PLT_RST# 9,25,26
PCI_RST# 32
ACCEL_INT 24
PCI_SERR# 32
+3VS
+3VS
+3VALW
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
ICH9(1/4)-PCI/INT
20 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
0 Boot BIOS LocationPCIPCI_GNT0# SPI_CS#11
Boot BIOS Strap*LPCSPIA16 swap override StrapPCI_GNT3# Low= A16 swap override EnbleHigh= Default* 1
Place closely pin D4
011R294
1K_0402_5%
@
1 2
R292 8.2K_0402_5%1 2
R277 8.2K_0402_5%
1 2
R276 8.2K_0402_5%1 2
R28010_0402_5%
@
12R293 8.2K_0402_5%1 2
R275 8.2K_0402_5%
1 2
R274 8.2K_0402_5%
1 2
R288 8.2K_0402_5%
12
RP28
8.2K_0804_8P4R_5%
1 82 73 64 5
R273 8.2K_0402_5%1 2
R284 8.2K_0402_5%
1 2
R291 0_0402_5%1 2
R290 8.2K_0402_5%1 2
Interrupt I/F
PCI
U12B
ICH9-M ES_FCBGA676
AD0D11
AD1C8
AD2D9
AD3E12
AD4E9
AD5C9
AD6E10
AD7B7
AD8C7
AD9C5
AD10G11
AD11F8
AD12F11
AD13E7
AD14A3
AD15D2
AD16F10
AD17D5
AD18D10
AD19B3
AD20F7
AD21C3
AD22F3
AD23F4
AD24C1
AD25G7
AD26H7
AD27D1
AD28G5
AD29H6
AD30G1
AD31H3
PIRQA#J5
PIRQB#E1
PIRQC#J6
PIRQD#C4
REQ0#F1
GNT0#G4
REQ1#/GPIO50B6
GNT1#/GPIO51A7
REQ2#/GPIO52F13
GNT2#/GPIO53F12
REQ3#/GPIO54E6
GNT3#/GPIO55F6
C/BE0#D8
C/BE1#B4
C/BE2#D6
C/BE3#A5
IRDY#D3
PARE3
PCIRST#R1
DEVSEL#C6
PERR#E4
PLOCK#C2
SERR#J4
STOP#A4
TRDY#F5
FRAME#D7
PLTRST#C14
PCICLKD4
PME#R2
PIRQE#/GPIO2H4
PIRQF#/GPIO3K6
PIRQG#/GPIO4F2
PIRQH#/GPIO5G2
R286 8.2K_0402_5%
1 2
R295
1K_0402_5%@
1 2
R283 8.2K_0402_5%
1 2
R272 8.2K_0402_5%1 2
R296
1K_0402_5%
@
1 2
R281 8.2K_0402_5%1 2
R279 8.2K_0402_5%
1 2
R278 8.2K_0402_5%
1 2
C4258.2P_0402_50V
@1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
KB_RST#
GATEA20
ICH_RTCX1
SM_INTRUDER#
ICH_INTVRMENLAN100_SLP
SATA_LED#
SATA_TXP0_CSATA_TXN0_C
SATA_TXP0SATA_TXN0
HDA_SDOUT_CODEC
ICH_RTCX2
HDA_SDIN0
HDA_SYNC
ICH_RTCRST#
H_INIT#
H_IGNNE#
H_INTR
H_NMI
H_STPCLK#
H_DPRSTP#H_DPRSTP_R#
H_SMI#
R_H_FERR#
H_PWRGOOD
H_DPRSTP#
H_DPSLP#
THRMTRIP_ICH#
KB_RST#
LPC_AD0
LPC_AD3LPC_AD2
LPC_FRAME#
GATEA20H_A20M#
LPC_AD1
ICH_RTCX1
ICH_RTCX2
H_DPSLP#
ICH_SRTCRST#
ICH_RSVD
SATA_TXP4_CSATA_TXN4_C
SATA_TXP4SATA_TXN4
HDA_SDOUT
H_FERR#
SATA_TXP5_CSATA_TXN5_C
SATA_TXP5SATA_TXN5
CLK_PCIE_SATA#CLK_PCIE_SATA
HDA_SDIN2
GLAN_COMP
HDARST#
HDA_SDOUT_CODEC
HDA_SDOUT_NB
SM_INTRUDER#
LAN100_SLP
ICH_SRTCRST#
ICH_INTVRMEN
HDA_BITCLK
HDABITCLK
HDA_BITCLK_CODEC
HDA_BITCLK_NB
SATA_RXN0_C24SATA_RXP0_C24SATA_TXN024SATA_TXP024
HDA_SDIN028
SATA_LED#33
H_DPSLP# 7H_DPRSTP# 7,9,42
H_FERR# 6
H_PWRGOOD 7
H_IGNNE# 6
H_INIT# 6
H_NMI 6H_SMI# 6
H_STPCLK# 6
H_THERMTRIP# 6,9
LPC_AD[0..3] 26,32
LPC_FRAME# 26,32
H_A20M# 6GATEA20 32
H_INTR 6KB_RST# 32
ICH_RSVD 22
SATA_RXN4_C 24SATA_RXP4_C 24
SATA_TXN4 24SATA_TXP4 24
HDA_SDOUT_CODEC28
SATA_RXN5_C 30SATA_RXP5_C 30
SATA_TXN5 30SATA_TXP5 30
CLK_PCIE_SATA# 17CLK_PCIE_SATA 17
HDA_SDIN29
HDA_SDOUT_NB9
HDA_SYNC_NB9HDA_RST#_CODEC28,32
HDA_RST#_NB9
HDA_SYNC_CODEC28HDA_BITCLK_NB9
HDA_BITCLK_CODEC28
+3VS
+RTCVCC
+3VS
+VCCP
+VCCP
+VCCP
BATT1.1
+3VL+RTCVCC
+1.5VS
+RTCVCC
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
ICH9(2/4)_LAN,HD,IDE,LPC
Custom
21 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
XOR CHAIN ENTRANCE STRAP:RSVD
placed within 2"from ICH9Mwithin 2" from R379
0 1ICH_RSVD HDA_SDOUT_CODEC
Low = Internal VR DisabledHigh = Internal VR Enabled(Default)ICH_INTVRMENICH9M Internal VR Enable Strap(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)ICH_LAN100_SLP Low = Internal VR DisabledHigh = Internal VR Enabled(Default)ICH9M LAN100 SLP Strap(Internal VR for VccLAN1.05 and VccCL1.05)
P- HDD ODD
W=20mils
W=20mils
W=20milsW=20mils
Place near ICH9
De-feature disable
e-SATAWithin 500 mils
00011 1
Add 12p on HDA_SDOUT and HDA_SDOUT Reserve cap on HDA_BITCLK for WWAN noise issueReserve SSC for EMISI-1 Remove SSCAdd 12p on HDA_BITCLK_CODE and HDA_BITCLK_NBPV for ESD
R325
1K_0402_5%
@
1 2
R312 33_0402_5%
1 2
R31056_0402_5%
1 2
T55PAD
RTC
LPC
CPU
LAN / GLAN
IHDA
SATA
U12A
ICH9-M ES_FCBGA676
FWH0/LAD0K5
FWH1/LAD1K4
FWH2/LAD2L6
FWH3/LAD3K2
FWH4/LFRAME#K3
LDRQ0#J3
LDRQ1#/GPIO23J1
A20GATEN7
A20M#AJ27
DPRSTP#AJ25
DPSLP#AE23
FERR#AJ26
CPUPWRGDAD22
IGNNE#AF25
INIT#AE22
INTRAG25
RCIN#L3
NMIAF23
SMI#AF24
STPCLK#AH27
THRMTRIP#AG26
SATA4RXNAH11
SATA4RXPAJ11
SATA4TXNAG12
SATA4TXPAF12
SATA5RXNAH9
SATA5RXPAJ9
SATA5TXNAE10
SATA5TXPAF10
SATA_CLKNAH18
SATA_CLKPAJ18
SATARBIAS#AJ7
SATARBIASAH7
RTCX1C23
RTCX2C24
RTCRST#A25
SRTCRST#F20
INTRUDER#C22
INTVRMENB22
LAN100_SLPA22
GLAN_CLKE25
LAN_RSTSYNCC13
LAN_RXD0F14
LAN_RXD1G13
LAN_RXD2D14
LAN_TXD_0D13
LAN_TXD_1D12
LAN_TXD_2E13
GLAN_COMPIB28
GLAN_COMPOB27
HDA_BIT_CLKAF6
HDA_SYNCAH4
HDA_RST#AE7
HDA_SDIN0AF4
HDA_SDIN1AG4
HDA_SDIN2AH3
HDA_SDIN3AE5
HDA_SDOUTAG5
HDA_DOCK_EN#/GPIO33AG7
HDA_DOCK_RST#/GPIO34AE8
SATALED#AG8
SATA0RXNAJ16
SATA0RXPAH16
SATA0TXNAF17
SATA0TXPAG17
SATA1RXNAH13
SATA1RXPAJ13
SATA1TXNAG14
SATA1TXPAF14
GPIO56B10
TP12AG27
C66 12P_0402_50V8J 1 2
T54 PAD
R301
10K_0402_5%1 2
R319 54.9_0402_1%1 2
R302 180K_0402_5%1 2
R303
0_
04
02
_5
%
@
12
R3090_0402_5%
1 2
R307
20K_0402_5%1 2
C4310.01U_0402_16V7K
1 2
Y2
32.768KHZ_12.5P_MC-146
1 4
2 3
R321 33_0402_5%
1 2
C436
15P_0402_50V8J
1
2
R305
56_0402_5%
@
1 2
R298
8.2K_0402_5%1 2
R207 33_0402_5%
1 2
R300 330K_0402_5%1 2
R30856_0402_5%
12
D8
DAN202U_SC70
2
31
R316 33_0402_5%
1 2
R32224.9_0402_1%
1 2
R328
10M_0402_5%
1 2
R330
1K_0402_5%
1 2
R329
0_0402_5%
1 2
BATT1
CR2032 RTC BATTERY@
R297 1M_0402_5%1 2
R299 330K_0402_5%1 2
C438
2.2U_0603_6.3V4Z
1
2
JBATT1
ACES_85205-02001CONN@
11
22
GND3
GND4
C4300.01U_0402_16V7K
12
R204 33_0402_5%
1 2C429
0.01U_0402_16V7K
12
R208 33_0402_5%
1 2
R326
1K_0402_5%
@
1 2
C427
1U_0603_10V4Z
1
2
C67 12P_0402_50V8J 1 2
R31556_0402_5%
12
C4280.01U_0402_16V7K
12
R209 33_0402_5%
1 2
C426
0.1U_0402_16V4Z
1
2
CLRP2SHORT PADS
12
C437
15P_0402_50V8J
1
2
C316 12P_0402_50V8J 1 2
R306
56_0402_5%
@
1 2
R259
0_0402_5%
1 2
R304
0_
04
02
_5
%
@
12
C435
0.1U_0402_16V4Z
1
2
T56PAD
C4320.01U_0402_16V7K
12
R317 33_0402_5%
1 2
R31124.9_0402_1%
1 2
C312 12P_0402_50V8J 1 2
C433
0.01U_0402_16V7K
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ICH_LOW_BAT#
LINKALERT#
ICH_RI#
PM_CLKRUN#
THERM_SCI#
ICH_PCIE_WAKE#
ME_EC_DATA1
ME_EC_CLK1
S4_STATE#
XDP_DBRESET#
GPIO10
EC_LID_OUT#
CLKREQ#_C
PM_BMBUSY#
EC_SCI#
EC_SMI#
GPIO14
GPIO37
GPIO21
GPIO36
GPIO49
SIRQCLK_48M_ICH
GPIO57
GPIO39
OCP#
CR_CPPE#
GPIO18
HDDHALT_LED#
GPIO20
GPIO48
17/14
CR_WAKE#
PM_PWROK R_EC_RSMRST#
PM_BMBUSY#
SUS_STAT#
USB_OC#8
CLK_PCIE_ICH
DMI_RXN2
EC_SCI#_SB
R_EC_RSMRST#
GPIO37
ICH_SMBCLK
USB_OC#0
EC_LID_OUT#
USB_OC#7
PCIE_RXN3
USB20_P9
USB20_P5
USB20_N2
DMI_TXN3
DMI_RXN1
CL_CLK0
CK_PWRGD
ICH_LOW_BAT#
ICH_RSVD
PCIE_RXP4
USB20_P6
USB20_P2
DMI_RXP2
H_STP_PCI#
GPIO18
PCIE_C_TXN4
CLK_PCIE_ICH#
DMI_RXP0
CL_VREF0_ICH
ICH_PCIE_WAKE#
PCIE_C_TXP4
GLAN_TXP_C
PCIE_C_TXP1
USB20_N7
DMI_TXN0
DIS/UMA
CL_VREF1_ICH
GPIO20
USB_OC#4
USB20_N5
DMI_TXN1
LAN_WOL_EN
CL_DATA0
USBRBIAS
WXMIT_OFF#
PCIE_C_TXN3PCIE_RXP3
DMI_IRCOMP
17/14
OCP#
SLP_S3#
ICH_SUSCLK
GPIO57
VGATE
LINKALERT#
GLAN_TXN_C
CR_CPPE#
PM_CLKRUN#
S4_STATE#
SIRQ
GLAN_RXPGLAN_RXN
USB20_P7
DMI_TXN2
DMI_RXN0
GPIO14
R_STP_CPU#
XMIT_OFF
GPIO21
GPIO49
ICH_RI#
PCIE_C_TXP3
PCIE_C_TXN1PCIE_RXP1
USB20_P4
USB20_P0
DIS/UMA
CL_RST#
PWRBTN_OUT#
EC_SMI#
USB20_P8
USB20_N0
GPIO10
PM_PWROK
SLP_S5#
CLK_14M_ICH
THERM_SCI#
USB_OC#9
USB20_N8
DMI_TXP3
DMI_RXP1
GPIO36
MCH_ICH_SYNC#
GPIO38
CR_WAKE#
ME_EC_CLK1
USB_OC#2USB_OC#1
DMI_RXP3
DMI_TXP2
DMI_TXP0
CLKREQ#_C
XDP_DBRESET#
ICH_SMBDATA
USB_OC#5
DMI_RXN3
CLK_14M_ICH
M_PWROK
HDDHALT_LED#
GPIO39
SPI_CS1#_R
USB20_N9
EC_SCI#_GPIO12
SLP_S4#
CLK_48M_ICH
SB_SPKR
GPIO48
ME_EC_DATA1
USB_OC#11USB_OC#10
USB_OC#6
PCIE_RXN4
PCIE_RXN1
USB20_N6
USB20_N4
DMI_TXP1
USB20_N1USB20_P1
USB_OC#4
USB_OC#1USB_OC#2
USB_OC#6
USB_OC#0USB_OC#9
USB_OC#7USB_OC#8
USB_OC#10USB_OC#11
WXMIT_OFF#USB_OC#5
USB20_P3USB20_N3
USB20_N6 30USB20_P6 30
USB20_N4 19USB20_P4 19USB20_N5 26USB20_P5 26
USB20_N8 26USB20_P8 26
XMIT_OFF 26
DMI_RXP0 9DMI_RXN0 9
DMI_TXP0 9DMI_TXN0 9
CLK_PCIE_ICH# 17CLK_PCIE_ICH 17
DMI_RXP1 9DMI_RXN1 9
DMI_TXP1 9DMI_TXN1 9
DMI_RXP2 9DMI_RXN2 9
DMI_TXP2 9DMI_TXN2 9
DMI_RXP3 9DMI_RXN3 9
DMI_TXP3 9DMI_TXN3 9
USB20_N0 30USB20_P0 30
ICH_SMBCLK17,26ICH_SMBDATA17,26
USB20_P2 30USB20_N2 30
CL_RST# 9
USB20_P7 30USB20_N7 30
USB20_P9 26USB20_N9 26
CLK_48M_ICH 17CLK_14M_ICH 17
SLP_S3# 29,32
SLP_S5# 32
PM_PWROK 9,32
PWRBTN_OUT# 32
DPRSLPVR 9,42
M_PWROK 9,32
CK_PWRGD 17
EC_RSMRST# 32
CL_CLK0 9
CL_DATA0 9
XDP_DBRESET#6
EC_LID_OUT#32
H_STP_PCI#17H_STP_CPU#17
ICH_PCIE_WAKE#25,26SIRQ32THERM_SCI#32
VGATE17,42
EC_SCI#32
MCH_ICH_SYNC#9SB_SPKR28
ICH_RSVD21
EC_SMI#32
CLKREQ#_C17
OCP#6
SPI_CS1#_R20
WXMIT_OFF#26
PCIE_TXN126PCIE_RXP126PCIE_RXN126
PCIE_TXP126
PCIE_TXN326PCIE_RXP326
PCIE_TXP326
BT_OFF30
PM_BMBUSY#9
PCIE_RXN326
EXP_CPPE#26
SLP_S4# 32
HDDHALT_LED# 33
R_EC_RSMRST# 38
GLAN_RXN25
GLAN_TXP25
GLAN_RXP25GLAN_TXN25
PCIE_TXN426PCIE_RXP426PCIE_RXN426
PCIE_TXP426 USB20_N1 30USB20_P1 30
USB20_P3 27USB20_N3 27
+1.5VS
+3VALW
+3VS
+3VALW
+3VS
+3VS
+3VS
+3VALW
+3VALW
+3VS
+3VS +3VS
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
ICH9(3/4)_DMI,USB,GPIO,PCIE
Custom
22 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Place closely pinH1Place closely pinAF3
Low-->defaultHigh -->Noboot
USB-4 CameraUSB-5 WLANUSB-6 Bluetooth USB-8MiniCard(WWAN/WiMAX)
NA lead free
Within 500 milsR366
USB-0 Right side(with ESATA)USB-9 Express cardUSB-2 Left side
Within 500 mils
WWANWLANUSB-7 Finger Printer
Board ID LANNew Card USB-3 CardreaderUSB-1 Left sideR74810K_0402_5%
12
R333 10K_0402_5%1 2
PCI - Express
Direct Media Interface
SPI
USB
U12D
ICH9-M ES_FCBGA676
DMI0RXNV27
DMI0RXPV26
DMI0TXNU29
DMI0TXPU28
DMI1RXNY27
DMI1RXPY26
DMI1TXNW29
DMI1TXPW28
DMI2RXNAB27
DMI2RXPAB26
DMI2TXNAA29
DMI2TXPAA28
DMI3RXNAD27
DMI3RXPAD26
DMI3TXNAC29
DMI3TXPAC28
DMI_CLKNT26
DMI_CLKPT25
DMI_ZCOMPAF29
DMI_IRCOMPAF28
USBP0NAC5
USBP0PAC4
USBP1NAD3
USBP1PAD2
USBP2NAC1
USBP2PAC2
USBP3NAA5
USBP3PAA4
USBP4NAB2
USBP4PAB3
USBP5NAA1
USBP5PAA2
USBP6NW5
USBP6PW4
USBP7NY3
USBP7PY2
USBP8NW1
USBP8PW2
USBP9NV2
USBP9PV3
USBP10NU5
USBP10PU4
USBP11NU1
USBP11PU2
PERN1N29
PERP1N28
PETN1P27
PETP1P26
PERN2L29
PERP2L28
PETN2M27
PETP2M26
PERN3J29
PERP3J28
PETN3K27
PETP3K26
PERN4G29
PERP4G28
PETN4H27
PETP4H26
PERN5E29
PERP5E28
PETN5F27
PETP5F26
PERN6/GLAN_RXNC29
PERP6/GLAN_RXPC28
PETN6/GLAN_TXND27
PETP6/GLAN_TXPD26
SPI_CLKD23
SPI_CS0#D24
SPI_CS1#GPIO58/CLGPIO6F23
SPI_MOSID25
SPI_MISOE23
OC0#/GPIO59N4
OC1#/GPIO40N5
OC2#/GPIO41N6
OC3#/GPIO42P6
OC4#/GPIO43M1
OC5#/GPIO29N2
OC6#/GPIO30M4
OC7#/GPIO31M3
OC8#/GPIO44N3
OC9#/GPIO45N1
OC10#/GPIO46P5
OC11#/GPIO47P3
USBRBIASAG2
USBRBIAS#AG1
R360
3.24K_0402_1%
1 2
R358 8.2K_0402_5%1 2
R225 0_0402_5%1 2
R356 8.2K_0402_5%1 2
R33910K_0402_5%
@
12
C443
0.1
U_
04
02
_1
6V
4Z
1
2
R1179 10K_0402_5%1 2
R370
100K_0402_5%
12
R371 8.2K_0402_5%1 2
R367
3.24K_0402_1%
1 2
R1188 10K_0402_5%1 2
R348 0_0402_5%1 2
C452 0.1U_0402_16V4Z 1 2
T46PAD
R373 10K_0402_5%1 2
SMB
SYS / GPIO
GPIO
MISC
Controller Link
Power MGT
clocks
SATA
GPIO
U12C
ICH9-M ES_FCBGA676
SMBCLKG16
SMBDATAA13
LINKALERT#/GPIO60/CLGPIO4E17
SMLINK0C17
SMLINK1B18
RI#F19
SUS_STAT#/LPCPD#R4
SYS_RESET#G19
PMSYNC#/GPIO0M6
SMBALERT#/GPIO11A17
WAKE#E20
SERIRQM5
THRM#AJ23
VRMPWRGDD21
GPIO8A21
GPIO18K1
GPIO20AF8
SCLOCK/GPIO22AJ22
SATACLKREQ#/GPIO35L1
SLOAD/GPIO38AE19
SDATAOUT0/GPIO39AG22
SDATAOUT1/GPIO48AF21
GPIO49AH24
GPIO57/CLGPIO5A8
SPKRM7
MCH_SYNC#AJ24
TP3B21
SATA0GP/GPIO21AH23
SATA1GP/GPIO19AF19
SATA4GP/GPIO36AE21
SATA5GP/GPIO37AD20
CLK14H1
CLK48AF3
SUSCLKP1
SLP_S3#C16
SLP_S4#E16
SLP_S5#G17
S4_STATE#/GPIO26C10
PWROKG20
DPRSLPVR/GPIO16M2
BATLOW#B13
PWRBTN#R3
LAN_RST#D20
RSMRST#D22
CK_PWRGDR5
CLPWROKR6
SLP_M#B16
CL_CLK0F24
CL_CLK1B19
CL_DATA0F22
CL_DATA1C19
CL_VREF0C25
CL_VREF1A19
CL_RST0#F21
CL_RST1#D18
MEM_LED/GPIO24A16
WOL_EN/GPIO9C20
STP_PCI#A14
STP_CPU#E19
CLKRUN#L4
GPIO12C12
GPIO1AG19
GPIO6AH21
GPIO7AG21
GPIO13C21
GPIO17AE18
GPIO27A9
GPIO28D19
TP8AH20
TP9AJ20
TP10AJ21
GPIO10/SUS_PWR_ACKC18
GPIO14/AC_PRESENTC11
TP11A20
C450 0.1U_0402_16V4Z1 2
R363453_0402_1%
12
R379 10K_0402_5%1 2
R378 10K_0402_5%1 2
R1182 10K_0402_5%1 2
R336 8.2K_0402_5%@ 1 2
C440
4.7P_0402_50V8C
@ 1
2
R357 8.2K_0402_5%1 2
R380 8.2K_0402_5%1 2
R372 1K_0402_5%1 2
R345 0_0402_5%1 2
C442
0.1
U_
04
02
_1
6V
4Z
1
2
R374 10K_0402_5%1 2
R383 0_0402_5%1 2
C449 0.1U_0402_16V4Z 1 2
R349 8.2K_0402_5%1 2
R1181 10K_0402_5%1 2
C445 0.1U_0402_16V4Z1 2
T47PAD
C451 0.1U_0402_16V4Z1 2
R1190 10K_0402_5%1 2
C448 0.1U_0402_16V4Z 1 2
R337 10K_0402_5%1 2
R331 2.2K_0402_5%1 2
R368453_0402_1%
12
R335 10K_0402_5%1 2
T59PAD
R38422.6_0402_1%
12
R361 8.2K_0402_5%@1 2
R1185 10K_0402_5%1 2
R7390_0402_5%
@ 1 2
R341 8.2K_0402_5%1 2
R338 8.2K_0402_5%@1 2
R381 8.2K_0402_5%1 2
R353100K_0402_5%
1 2
R362 8.2K_0402_5%1 2
R1186 10K_0402_5%1 2
R74510K_0402_5%@
12
R226 0_0402_5%@ 1 2
R343
10_0402_5%
@
12
R1189 10K_0402_5%1 2
R1183 10K_0402_5%1 2
R1184 10K_0402_5%1 2
R376 10K_0402_5%1 2
C444 0.1U_0402_16V4Z1 2
T57PAD
R369 10K_0402_5%1 2
C441
4.7P_0402_50V8C
@1
2
R359 10K_0402_5%1 2
R354 100_0402_5% 1 2
R1180 10K_0402_5%1 2
R334 8.2K_0402_5%1 2
R350 8.2K_0402_5%1 2
R377 10K_0402_5%1 2
R74610K_0402_5%
12
R382 24.9_0402_1%
1 2
R352 8.2K_0402_5%1 2
D22
CH751H-40PT_SOD323-2
2 1
R351 8.2K_0402_5%1 2
T58 PAD
R1187 10K_0402_5%1 2
C453 0.1U_0402_16V4Z 1 2
R34010K_0402_5%@
12
R375 10K_0402_5%1 2
R342
10_0402_5%
@
12
R355 10K_0402_5%1 2
R364 8.2K_0402_5%1 2
R366 1K_0402_5% @ 1 2
R346 10K_0402_5%
1 2
R365 10K_0402_5%@1 2
R332 2.2K_0402_5%1 2
R74710K_0402_5%@
12
R344 8.2K_0402_5%1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ICH_V5REF_SUS
VCCCL1_05_ICH
ICH_V5REF_SUS
+1.5VS_SB_B
VCCSUS1_5_ICH_2
ICH_V5REF_RUN
VCC_LAN1_05_INT_ICH_1VCC_LAN1_05_INT_ICH_2
VCCSUS1_5_ICH_1
ICH_V5REF_RUN
+RTCVCC
+1.5VS
+3VS
+1.5VS
+5VS +3VS
+3VALW+5VALW
+1.5VS
+3VALW
+VCCP
+3VS
+1.5VS
+1.5VS
+1.5VS
+1.5VS
+3VS
+1.5VS
+1.5VS
+VCCP
+VCCP
+3VS
+1.5VS
+3VALW
+3VS
+3VALW
+1.5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
ICH9(4/4)_POWER&GND
Custom
23 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
20 mils20 mils
1634mA2mA
G3: 6uA
646mA
2mA
47mA
1342mA
11mA
1mA
19/73/73mA19/78/78mA
212mA
11mA
11mA
308mA
23mA
48mA
2mA
11mA
40 mils
0316 change design
0316 change design
23mA
80mA
(DMI)20 mils+1.5VALW
T68
C465
0.1U_0402_10V6K
1
2
R389
CHB1608U301_06031 2
R391
CHB1608U301_0603
1 2
C459
10U_0805_10V4Z
1
2
T70
T66
T71
T65
T69
R388
10_0402_5%
12
R387
CHB1608U301_06031 2
D9
CH751H-40PT_SOD323-2
21
U12E
ICH9-M ES_FCBGA676
VSS[107]H5
VSS[108]J23
VSS[109]J26
VSS[110]J27
VSS[111]AC22
VSS[112]K28
VSS[113]K29
VSS[114]L13
VSS[115]L15
VSS[116]L2
VSS[117]L26
VSS[118]L27
VSS[119]L5
VSS[120]L7
VSS[121]M12
VSS[122]M13
VSS[123]M14
VSS[124]M15
VSS[125]M16
VSS[126]M17
VSS[127]M23
VSS[128]M28
VSS[129]M29
VSS[130]N11
VSS[131]N12
VSS[132]N13
VSS[133]N14
VSS[134]N15
VSS[135]N16
VSS[136]N17
VSS[137]N18
VSS[138]N26
VSS[139]N27
VSS[140]P12
VSS[141]P13
VSS[142]P14
VSS[143]P15
VSS[144]P16
VSS[145]P17
VSS[146]P2
VSS[147]P23
VSS[148]P28
VSS[149]P29
VSS[150]P4
VSS[151]P7
VSS[152]R11
VSS[153]R12
VSS[154]R13
VSS[155]R14
VSS[156]R15
VSS[157]R16
VSS[158]R17
VSS[159]R18
VSS[160]R28
VSS[161]T12
VSS[162]T13
VSS[163]T14
VSS[164]T15
VSS[165]T16
VSS[166]T17
VSS[167]T23
VSS[168]B26
VSS[169]U12
VSS[170]U13
VSS[171]U14
VSS[172]U15
VSS[173]U16
VSS[174]U17
VSS[175]AD23
VSS[176]U26
VSS[177]U27
VSS[178]U3
VSS[179]V1
VSS[180]V13
VSS[181]V15
VSS[182]V23
VSS[183]V28
VSS[184]V29
VSS[185]V4
VSS[186]V5
VSS[187]W26
VSS[188]W27
VSS[189]W3
VSS[190]Y1
VSS[191]Y28
VSS[192]Y29
VSS[193]Y4
VSS[194]Y5
VSS[195]AG28
VSS[196]AH6
VSS[197]AF2
VSS[198]B25
VSS_NCTF[01]A1
VSS_NCTF[02]A2
VSS_NCTF[03]A28
VSS_NCTF[04]A29
VSS_NCTF[05]AH1
VSS_NCTF[06]AH29
VSS_NCTF[07]AJ1
VSS_NCTF[08]AJ2
VSS_NCTF[09]AJ28
VSS_NCTF[10]AJ29
VSS_NCTF[11]B1
VSS_NCTF[12]B29
VSS[001]AA26
VSS[002]AA27
VSS[003]AA3
VSS[004]AA6
VSS[005]AB1
VSS[006]AA23
VSS[007]AB28
VSS[008]AB29
VSS[009]AB4
VSS[010]AB5
VSS[011]AC17
VSS[012]AC26
VSS[013]AC27
VSS[014]AC3
VSS[015]AD1
VSS[016]AD10
VSS[017]AD12
VSS[018]AD13
VSS[019]AD14
VSS[020]AD17
VSS[021]AD18
VSS[022]AD21
VSS[023]AD28
VSS[024]AD29
VSS[025]AD4
VSS[026]AD5
VSS[027]AD6
VSS[028]AD7
VSS[029]AD9
VSS[030]AE12
VSS[031]AE13
VSS[032]AE14
VSS[033]AE16
VSS[034]AE17
VSS[035]AE2
VSS[036]AE20
VSS[037]AE24
VSS[038]AE3
VSS[039]AE4
VSS[040]AE6
VSS[041]AE9
VSS[042]AF13
VSS[043]AF16
VSS[044]AF18
VSS[045]AF22
VSS[046]AH26
VSS[047]AF26
VSS[048]AF27
VSS[049]AF5
VSS[050]AF7
VSS[051]AF9
VSS[052]AG13
VSS[053]AG16
VSS[054]AG18
VSS[055]AG20
VSS[056]AG23
VSS[057]AG3
VSS[058]AG6
VSS[059]AG9
VSS[060]AH12
VSS[061]AH14
VSS[062]AH17
VSS[063]AH19
VSS[064]AH2
VSS[065]AH22
VSS[066]AH25
VSS[067]AH28
VSS[068]AH5
VSS[069]AH8
VSS[070]AJ12
VSS[071]AJ14
VSS[072]AJ17
VSS[073]AJ8
VSS[074]B11
VSS[075]B14
VSS[076]B17
VSS[077]B2
VSS[078]B20
VSS[079]B23
VSS[080]B5
VSS[081]B8
VSS[082]C26
VSS[083]C27
VSS[084]E11
VSS[085]E14
VSS[086]E18
VSS[087]E2
VSS[088]E21
VSS[089]E24
VSS[090]E5
VSS[091]E8
VSS[092]F16
VSS[093]F28
VSS[094]F29
VSS[095]G12
VSS[096]G14
VSS[097]G18
VSS[098]G21
VSS[099]G24
VSS[100]G26
VSS[101]G27
VSS[102]G8
VSS[103]H2
VSS[104]H23
VSS[105]H28
VSS[106]H29
C474
0.1U_0402_16V4Z
1
2
C461
0.01U_0402_16V7K
1
2
C4
66
4.7
U_
06
03
_6
.3V
6M
1
2
+
C4
58
22
0U
_D
2_
4V
M
1
2
R386
100_0402_5%
12
C4
76
1U
_0
60
3_
10
V4
Z
1
2
R390 CHB1608U301_0603
1 2
C4
62
0.1
U_
04
02
_1
6V
4Z
1
2
C464
22
U_
08
05
_6
.3V
AM
1
2
C4
80
0.1
U_
04
02
_1
6V
4Z
1
2
R385
CHB1608U301_06031 2
C4
77
10
U_
08
05
_1
0V
4Z
1
2
C4
54
0.1
U_
04
02
_1
6V
4Z
1
2
C4
68
0.1
U_
04
02
_1
6V
4Z
1
2
R212
0_0402_5%
@
12
C4
79
0.1U_0402_16V4Z
1
2
CORE
VCCP_CORE
PCI
VCCPSUS
VCCPUSB
GLAN POWER
USB CORE
ATX
ARX
VCCA3GP
U12F
ICH9-M ES_FCBGA676
VCCRTCA23
V5REFA6
V5REF_SUSAE1
VCC1_5_B[01]AA24
VCC1_5_B[02]AA25
VCC1_5_B[03]AB24
VCC1_5_B[04]AB25
VCC1_5_B[05]AC24
VCC1_5_B[06]AC25
VCC1_5_B[07]AD24
VCC1_5_B[08]AD25
VCC1_5_B[09]AE25
VCC1_5_B[10]AE26
VCC1_5_B[11]AE27
VCC1_5_B[12]AE28
VCC1_5_B[13]AE29
VCC1_5_B[14]F25
VCC1_5_B[15]G25
VCC1_5_B[16]H24
VCC1_5_B[17]H25
VCC1_5_B[18]J24
VCC1_5_B[19]J25
VCC1_5_B[20]K24
VCC1_5_B[21]K25
VCC1_5_B[22]L23
VCC1_5_B[23]L24
VCC1_5_B[24]L25
VCC1_5_B[25]M24
VCC1_5_B[26]M25
VCC1_5_B[27]N23
VCC1_5_B[28]N24
VCC1_5_B[29]N25
VCC1_5_B[30]P24
VCC1_5_B[31]P25
VCC1_5_B[32]R24
VCC1_5_B[33]R25
VCC1_5_B[34]R26
VCC1_5_B[35]R27
VCC1_5_B[36]T24
VCC1_5_B[37]T27
VCC1_5_B[38]T28
VCC1_5_B[39]T29
VCC1_5_B[40]U24
VCC1_5_B[41]U25
VCC1_5_B[42]V24
VCC1_5_B[43]V25
VCC1_5_B[44]U23
VCC1_5_B[45]W24
VCC1_5_B[46]W25
VCC1_5_B[47]K23
VCC1_5_B[48]Y24
VCC1_5_B[49]Y25
VCCSATAPLLAJ19
VCC1_5_A[01]AC16
VCC1_5_A[02]AD15
VCC1_5_A[03]AD16
VCC1_5_A[04]AE15
VCC1_5_A[05]AF15
VCC1_5_A[06]AG15
VCC1_5_A[07]AH15
VCC1_5_A[08]AJ15
VCC1_5_A[09]AC11
VCC1_5_A[10]AD11
VCC1_5_A[11]AE11
VCC1_5_A[12]AF11
VCC1_5_A[13]AG10
VCC1_5_A[14]AG11
VCC1_5_A[15]AH10
VCC1_5_A[16]AJ10
VCC1_5_A[17]AC9
VCC1_5_A[18]AC18
VCC1_5_A[19]AC19
VCC1_5_A[20]AC21
VCC1_5_A[21]G10
VCC1_5_A[22]G9
VCC1_5_A[23]AC12
VCC1_5_A[24]AC13
VCC1_5_A[25]AC14
VCCUSBPLLAJ5
VCC1_5_A[26]AA7
VCC1_5_A[27]AB6
VCC1_5_A[28]AB7
VCC1_5_A[29]AC6
VCC1_5_A[30]AC7
VCCLAN1_05[1]A10
VCCLAN1_05[2]A11
VCCLAN3_3[1]A12
VCCLAN3_3[2]B12
VCCGLANPLLA27
VCCGLAN1_5[1]D28
VCCGLAN1_5[2]D29
VCCGLAN1_5[3]E26
VCCGLAN1_5[4]E27
VCCGLAN3_3A26
VCC1_05[01]A15
VCC1_05[02]B15
VCC1_05[03]C15
VCC1_05[04]D15
VCC1_05[05]E15
VCC1_05[06]F15
VCC1_05[07]L11
VCC1_05[08]L12
VCC1_05[09]L14
VCC1_05[10]L16
VCC1_05[11]L17
VCC1_05[12]L18
VCC1_05[13]M11
VCC1_05[14]M18
VCC1_05[15]P11
VCC1_05[16]P18
VCC1_05[17]T11
VCC1_05[18]T18
VCC1_05[19]U11
VCC1_05[20]U18
VCC1_05[21]V11
VCC1_05[22]V12
VCC1_05[23]V14
VCC1_05[24]V16
VCC1_05[25]V17
VCC1_05[26]V18
VCCDMIPLLR29
VCC_DMI[1]W23
VCC_DMI[2]Y23
V_CPU_IO[1]AB23
V_CPU_IO[2]AC23
VCC3_3[01]AG29
VCC3_3[02]AJ6
VCC3_3[07]AC10
VCC3_3[03]AD19
VCC3_3[04]AF20
VCC3_3[05]AG24
VCC3_3[06]AC20
VCC3_3[08]B9
VCC3_3[09]F9
VCC3_3[10]G3
VCC3_3[11]G6
VCC3_3[12]J2
VCC3_3[13]J7
VCC3_3[14]K7
VCCHDAAJ4
VCCSUSHDAAJ3
VCCSUS1_05[1]AC8
VCCSUS1_05[2]F17
VCCSUS1_5[1]AD8
VCCSUS1_5[2]F18
VCCSUS3_3[01]A18
VCCSUS3_3[02]D16
VCCSUS3_3[03]D17
VCCSUS3_3[04]E22
VCCSUS3_3[05]AF1
VCCSUS3_3[06]T1
VCCSUS3_3[07]T2
VCCSUS3_3[08]T3
VCCSUS3_3[09]T4
VCCSUS3_3[10]T5
VCCSUS3_3[11]T6
VCCSUS3_3[12]U6
VCCSUS3_3[13]U7
VCCSUS3_3[14]V6
VCCSUS3_3[15]V7
VCCSUS3_3[16]W6
VCCSUS3_3[17]W7
VCCSUS3_3[18]Y6
VCCSUS3_3[19]Y7
VCCSUS3_3[20]T7
VCCCL1_05G22
VCCCL1_5G23
VCCCL3_3[1]A24
VCCCL3_3[2]B24
C489
4.7U_0805_10V4Z
1
2
C457
0.1U_0402_16V4Z
1
2
C4
71
0.1
U_
04
02
_1
6V
4Z
1
2
C4
67
0.1
U_
04
02
_1
6V
4Z
1
2
R741
150_0402_1%
12
C472
0.1U_0402_10V6K
1
2
C481
1U_0603_10V4Z
1
2
C473
0.1U_0402_16V4Z
1
2
T67
C487
10
U_
08
05
_1
0V
4Z
1
2
C455
0.1U_0402_16V4Z
1
2
C488
2.2
U_
06
03
_6
.3V
4Z
1
2
C482
4.7U_0603_6.3V6M
1
2
C484
0.1U_0402_16V4Z
1
2
C4
69
0.1
U_
04
02
_1
6V
4Z
1
2
C485
0.1
U_
04
02
_1
6V
4Z
1
2
C456
2.2U_0603_6.3V4Z
1
2
C460
10U_0805_10V4Z
1
2
C483
0.1U_0402_16V4Z
1
2
C475
0.1U_0402_16V4Z
1
2
C4861U_0603_10V4Z
@ 1
2
D10
CH751H-40PT_SOD323-2
21
R740180_0402_1%1 2
C463
10U_0805_10V4Z
1
2
C4
70
0.1
U_
04
02
_1
6V
4Z
1
2
C478
1U_0603_10V4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SATA_RXP4SATA_RXN4
SATA_TXP4
SATA_RXN4_CSATA_RXP4_C
SATA_TXN4
CLK_SMBCLK
CLK_SMBDATA
SATA_RXP0_CSATA_RXN0SATA_RXP0
SATA_TXP0
SATA_RXN0_C
SATA_TXN0
SATA_RXN4_C 21
SATA_TXN4 21SATA_TXP4 21
SATA_RXP4_C 21
CLK_SMBDATA 15,16,17
CLK_SMBCLK 15,16,17
ACCEL_INT 20
SATA_RXN0_C 21
SATA_TXP0 21SATA_TXN0 21
SATA_RXP0_C 21
+5VS
+5VS
+5VS
+3VS_ACL+3VS +3VS_ACL_IO
+3VS_ACL_IO
+3VS_ACL
+3VS_ACL
+5VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
HDD & CDROM
Custom
24 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
Near CONN side.
Near CONN side.
HDD Connector
CD-ROM Connector Placea caps. near ODD CONN.
Pleace near HDD CONN (JP3) ACCELEROMETER (ST)
0011101bVDDIO absolute manrating is VDD+0.1
R5700_0402_5%
1 2
D23
CH751H-40PT_SOD323-2
2 1
JODD
SUYIN_127382FR013GX09ZRCONN@
GND13
A+12
A-11
GND10
B-9
B+8
GND7
DP6
V55
V54
MD3
GND2
GND1
C7
14
10
U_
08
05
_6
.3V
6M
1
2
ZZZ
PCB-MB
PR@
C491
0.1
U_
04
02
_1
6V
4Z
1
2
C513
1U
_0
60
3_
10
V4
Z
1
2
C4
90
10
U_
08
05
_1
0V
4Z
1
2
C514
10
U_
08
05
_1
0V
4Z
1
2
R5680_0402_5%
1 2
C5100.01U_0402_16V7K
12
JHDD
OCTEK_SAT-22EH1G_RV
CONN@
GND1
A+2
A-3
GND4
B-5
B+6
GND7
V338
V339
V3310
GND11
GND12
GND13
V514
V515
V516
GND17
Reserved18
GND19
V1220
V1221
V1222
GND23
GND24
C4950.01U_0402_16V7K
12
C7
13
0.1
U_
04
02
_1
6V
4Z
1
2
R569 10K_0402_5%12
C4940.01U_0402_16V7K
12
C492
0.1
U_
04
02
_1
6V
4Z
1
2
U29
LIS302DLTR_LGA14_3x5
SC
L / S
PC
14
GND2
Reserved3
GND4
GND5
CS
7
Vdd_IO1
Vdd6
SDA / SDI / SDO13
SDO12
Reserved11
GND10
INT 29
INT 18
C5110.01U_0402_16V7K
12 C5120
.1U
_0
40
2_
16
V4
Z
1
2
C515
10
U_
08
05
_1
0V
4Z
1
2
R5640_0603_5%
1 2
ZZZ
PCB-MB
PA@
C493
0.1
U_
04
02
_1
6V
4Z
1
2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LANLED_LINK#
RJ45_MIDI0+
RJ45_MIDI0-
RJ45_MIDI1-
RJ45_MIDI1+RJ45_CT1
LAN_MDI1+
LAN_ACTIVITY#
RJ45_MIDI0+
LAN_MDI0+
LAN_MDI0-
+3V_LAN_IC
LAN_MDI0+
LAN_DILANLED_ACT#
RJ45_CT1_C
LANLED_ACT#
RJ45_MIDI1+
LAN_MDI0-
ISOLATEB
LAN_ACTIVITY#
LAN_CT1
PCIE_PTX_IRX_P2
ISOLATEB
LAN_X1
LANLED_LINK#
RJ45_CT0
RJ45_MIDI1-
LAN_MDI1+
LAN_X1
PCIE_PTX_IRX_N2
VCTRL12
LAN_MDI1-
LAN_DI
LAN_X2
LAN_MDI1-
RJ45_MIDI0-LAN_CT0
LAN_SK_LAN_LINK#LAN_CS
RJ45_CT0_CRJ45_GND
LAN_SK_LAN_LINK#
LAN_X2
LANGND
LAN_CS
LAN_DO
VCTRL12
ICH_PCIE_WAKE#22,26
CLK_PCIE_LAN#17
PLT_RST#9,20,26
LAN_POWER_OFF32
CLKREQ#_917
GLAN_TXN22
GLAN_RXN22
CLK_PCIE_LAN17
GLAN_TXP22
GLAN_RXP22
+3V_LAN
+LAN_VDD12
+3V_LAN
+3VS
+LAN_VDD12
+3VALW
+3V_LAN
+3V_LAN
+LAN_VDD12
+3V_LAN
+EVDD12
+3V_LAN
+EVDD12
+LAN_VDD12
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Compal Electronics, Inc.
Montevina UMA 0.1
RTL8102EL LAN
Custom
25 46Wednesday, February 18, 2009
2007/08/28 2007/06/30
Close to Pin19 Close to Pin45
Close to Pin1,37,29
LAN Conn.
40 mils
Close to Pin10,13,30,36
Place Close to Chip
Close to Pin48
9/17 RT suggestion: C267 change to 1uF
9/17 RT suggestion: R696 change to 1K ohm
Y3
25MHz_20pF_6X25000017
12
C2680.1U_0402_16V4Z
1
2
R218 10K_0402_5%
1 2
C265
10
U_
08
05
_1
0V
4Z
@1
2
C248 0.01U_0402_16V7K
1 2
C241 0.1U_0402_16V7K 12
C261
0.1
U_
04
02
_1
6V
4Z
1
2
R2151K_0402_1%
12
C257 0.01U_0603_100V7-M
1 2
JRJ45
FOX_JM36113-P1122-7FCONN@
PR1-2
PR1+1
PR2+3
PR3+4
PR3-5
PR2-6
PR4+7
PR4-8
Green LED-12
Green LED+11
Yellow LED-14
Yellow LED+13
SHLD115
SHLD116
DETECT PIN19
DETCET PIN210
R1177 0_0603_5%
1 2
C247 0.01U_0402_16V7K
1 2
C251
0.1
U_
04
02
_1
6V
4Z
1
2
R688 2.49K_0402_1%1 2
RTL8102EL
U44
RTL8103EL-GR_LQFP48_7X7
AVDD331
MDIP02
MDIN03
NC4
MDIP15
MDIN16
GND7
NC8
NC9
DVDD1210
NC11
NC12
RSET46
VCTRL12A48
GND47
CKXTAL242
CKXTAL141
NC40
NC44
LED038
VDD3337
NC43
DVDD1213
GND14
HSIP15
HSIN16
REFCLK_P17
REFCLK_M18
VDDTX19
HSOP20
HSON21
GNDTX22
NC23
NC24
LED1/EESK35
LED2/EEDI/AUX34
LED3/EEDO33
EECS32
DVDD1236
GND31
DVDD1230
VDD3329
ISOLATEB28
PERSTB27
LANWAKEB26
CLKREQB25
NC39
VCTRL12D45
C266
1U
_0
40
2_
6.3
V4
Z
1
2 C244
27P_0402_50V8J
1
2
R696 1K_0402_1%12
C272
4.7U_0805_10V4Z
1
2
G
DS
Q19SI2301BDS-T1-E3_SOT23-3
2
13
R695 3.6K_0402_5%1 2
T82
C258 0.01U_0603_100V7-M
1 2
R1162 0_0603_5%
1 2
C249
0.1
U_
04
02
_1
6V
4Z
1
2
C255
0.1U_0402_16V4Z
@
1
2
R21615K_0402_5%
C271
0.1U_0402_16V4Z
1
2
C262
10
U_
08
05
_1
0V
4Z
@ 1
2
R69375_0402_1%
1 2
R698300_0402_5%
12
C240 0.1U_0402_16V7K 12
U46
X'FORM_ HD-024A
RD+1
RD-2
CT3
CT6
TD+7
TD-8
TX-9
TX+10
CT11
CT14
RX-15
RX+16
NC4
NC5
NC13
NC12
C252
0.1
U_
04
02
_1
6V
4Z
1
2
C267
1U
_0
40
2_
6.3
V4
Z
1
2
D20PACDN042_SOT23~D
@
231
C259
1000P_1206_2KV7K
1
2
R697300_0402_5%
12
C263
0.1
U_
04
02
_1
6V
4Z
1
2
R69475_0402_1%
1 2
C254
0.1
U_
04
02
_1
6V
4Z
1
2
C2690.1U_0402_16V4Z
1
2
C250
0.1
U_
04
02
_1
6V
4Z
1
2 C253
0.1
U_
04
02
_1
6V
4Z
1
2
C264
0.1
U_
04
02
_1
6V
4Z
1
2 C245
27P_0402_50V8J
1
2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CLKREQ#_4
PCIE_PME#_R
PERST#
EXP_CPPE#
EXP_CPPE#
USB9-
ICH_SMBCLKICH_SMBDATA
USB9+
EXP_CPPE#
PLT_RST#
PERST#
SUSP#
SYSON
CLKREQ#_4
CLKREQ#_6
XMIT_OFF#
CLK_PCIE_MCARD2#CLK_PCIE_MCARD2
CLKREQ#_6CH_CLKCH_DATAICH_PCIE_WAKE#
PCIE_C_RXP3PCIE_C_RXN3
PCIE_TXN3PCIE_TXP3
ICH_SMBCLKICH_SMBDATA
PLT_RST#
M_WXMIT_OFF#
CLKREQ#_10UIM_RST
UIM_PWRUIM_DATAUIM_CLK
UIM_VPP
UIM_PWR UIM_DATA
UIM_CLK
CH_CLKCH_DATAICH_PCIE_WAKE#
CLKREQ#_10
PCIE_C_RXP1PCIE_C_RXN1
PCIE_TXN1PCIE_TXP1
UIM_RST_R
UIM_PWR_RUIM_DATA_RUIM_CLK_R
UIM_VPP_R
PLT_RST#
ICH_SMBDATAICH_SMBCLK
PLT_RST#
XMIT_OFF# M_WXMIT_OFF#
UIM_PWR_RUIM_DATA_RUIM_CLK_RUIM_RST_RUIM_VPP_R
LPC_FRAME#LPC_AD3LPC_AD2LPC_AD1LPC_AD0
LPC_AD3LPC_AD2LPC_AD1LPC_AD0
LPC_FRAME#
UIM_PWRUIM_DATAUIM_CLKUIM_RSTUIM_VPP
UIM_PWR_RUIM_DATA_RUIM_CLK_RUIM_RST_RUIM_VPP_R
WL_LED# WW_LED#_R
WW_LED#_R
CLK_PCIE_NCARD17
ICH_PCIE_WAKE#22,25
ICH_SMBDATA17,22ICH_SMBCLK17,22
USB20_P922USB20_N922
PCIE_TXN422PCIE_TXP422
PCIE_RXP422PCIE_RXN422
CLK_PCIE_NCARD#17
CLKREQ#_417
PLT_RST#9,20,25
SYSON32,35,40
SUSP#32,35,37,39
EXP_CPPE#22
XMIT_OFF 22
CLK_PCIE_MCARD217CLK_PCIE_MCARD2#17
CLKREQ#_617CH_CLK30CH_DATA30
PCIE_RXP322PCIE_RXN322
PCIE_TXN322
PCIE_TXP322
WL_LED# 33
USB20_P5 22USB20_N5 22
CLK_DEBUG_PORT_117
LPC_FRAME# 21,32LPC_AD3 21,32LPC_AD2 21,32
LPC_AD0 21,32LPC_AD1 21,32
WXMIT_OFF# 22
WWAN_POWER_OFF32
CLKREQ#_1017
CLK_PCIE_MCARD017CLK_PCIE_MCARD0#17
PCIE_RXN122PCIE_RXP122
PCIE_TXP122
PCIE_TXN122
USB20_P8 22USB20_N8 22
WW_LED# 33
+3VS_PEC
+1.5VS_PEC
+3V_PEC
+3VS_PEC
+1.5VS_PEC
+3V_PEC
+1.5VS_PEC
+3VS_PEC
+3V_PEC
+1.5VS_PEC
+1.5VS
+3VALW
+3VALW
+3VS
+3VS
+3VS_WLAN
+3VS +1.5VS
+1.5VS_WLAN+3VALW
+3VS_WWAN
+3VS
+3VALW+3VS_WLAN
+3VALW
+3VALW
+3VS
+3VS_WWAN
+3VS
+3VS_WWAN
+3VS_WWAN+3VALW
+3VS_WLAN
+3VS_WLAN
+1.5VS_WLAN
+1.5VS_WLAN
+1.5VS_WLAN
+3VS_WLAN
+3VS_WWAN
+1.5VS_WLAN
+1.5VS_WLAN
+3VS_WWAN
+1.5VS_WLAN
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
WLAN, WWAN, New Card
26 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
Close toJEXPNear to Express Card slot.New Card
internal pull high to 3.3Vaux-inEC need setting at Hi-Z & output Low
Express Card Power Switch
SIM card Connector
Mini Card Slot ---WLAN,WWANReserve for WWAN
Reserve for WWAN
Reserve for WWANSI-1 Connect PLT_RST# to JP7.A17
SI-1 For PR
R1235 0_0402_5%PA@1 2
C569
0.01U_0402_16V7K
1
2
C5824.7U_0805_10V4Z
1
2
C580 0.1U_0402_16V4Z1 2
R750
47K_0402_5%
@
1 2
R431
0_0805_5%12
C82418P_0402_50V8J
@1
2
D19 CH751H-40PT_SOD323-22 1
G
DS
Q52
SI2301BDS-T1-E3_SOT23-3
@ 2
13
D11 CH751H-40PT_SOD323-2PA@
2 1
R1225 0_0402_5%PR@1 2
C570
0.1U_0402_16V4Z
1
2
R11 10K_0402_5%
1 2
C573
0.01U_0402_16V7K
PA@1
2
R1230 0_0402_5%PR@1 2
C575
4.7U_0805_10V4Z
PA@1
2
C5784.7U_0805_10V4Z
1
2
C5810.1U_0402_16V4Z
1
2
C567
4.7U_0805_10V4Z
1
2
R1236 0_0402_5%PA@1 2
C149847P_0402_50V8J
@1
2
R1232 0_0402_5%PA@1 2
R12
10K_0402_5%
1 2
R420 0_0805_5%@ 1 2
R432
0_0805_5%12
C572
0.1
U_
04
02
_1
6V
4Z
1
2
C1499
47P_0402_50V8J
@1
2
JEXP
SANTA_130801-5_RT
CONN@
GND1
USB_D-2
USB_D+3
CPUSB#4
RSV5
RSV6
SMB_CLK7
SMB_DATA8
+1.5V9
+1.5V10
WAKE#11
+3.3VAUX12
PERST#13
+3.3V14
+3.3V15
CLKREQ#16
CPPE#17
REFCLK-18
REFCLK+19
GND20
PERn021
PERp022
GND23
PETn024
PETp025
GND26
GND27
GND28
R400
0_0603_5%
@
1 2
GND
GND
GND
GNDGND
GND
JMINIB
QUASA_CA0416-092N21
WAKE#B1
CLKREQ#B7
REFCLK-B11
REFCLK+B13
PERn0B23
PERp0B25
PETn0B31
PETp0B33
+3.3VauxB24
SMB_CLKB30
SMB_DATAB32
USB_D-B36
USB_D+B38
+3.3VauxB2
GNDB26
LED_WWAN#B42
LED_WLAN#B44
LED_WPAN#B46
+3.3VauxB52
GNDB4
UIM_PWRB8
UIM_DATAB10
UIM_CLKB12
UIM_RESETB14
UIM_VPPB16
GNDB18
W_DISABLE#B20
PERST#B22
+1.5VB6
+1.5VB28
GNDB34
GNDB40
+1.5VB48
GNDB50
COEX1B3
COEX1B5
ReservedB17
ReservedB19
GNDB37
+3.3VauxB39
+3.3VauxB41
GNDB43
ReservedB45
ReservedB47
ReservedB49
ReservedB51
R423 0_0402_5%1 2
R1227 0_0402_5%PR@1 2
R426 0_0805_5%
1 2
C568
0.1
U_
04
02
_1
6V
4Z
1
2
R1233 0_0402_5%PA@1 2
R1228 0_0402_5%PR@1 2
R1231 0_0402_5%PR@1 2
JSIM
ACES_87212-06G0
CONN@
11
22
33
44
55
66
G17
G28
R4190_0402_5%PA@
1 2
R425 0_0402_5%1 2
GND
GND
GND
GND
GND
GND
JMINIA
QUASA_CA0416-092N21
WAKE#A1
LED_WWAN#A42
LED_WLAN#A44
LED_WPAN#A46
+3.3VauxA52
GNDA54
CLKREQ#A7
+3.3VauxA2
PERST#A22
+3.3VauxA24
SMB_CLKA30
SMB_DATAA32
USB_D-A36
USB_D+A38
GNDA53
REFCLK-A11
REFCLK+A13
PERn0A23
PERp0A25
PETn0A31
PETp0A33
COEX1A3
COEX2A5
GNDA9
GNDA15
ReservedA17
ReservedA19
GNDA21
GNDA27
GNDA29
GNDA35
GNDA37
+3.3VauxA39
+3.3VauxA41
GNDA43
ReservedA45
ReservedA47
ReservedA49
ReservedA51
+1.5VA6
UIM_PWRA8
UIM_CLKA12
UIM_RESETA14
UIM_VPPA16
W_DISABLE#A20
+1.5VA28
+1.5VA48
UIM_DATAA10
R421 0_0402_5%PA@
1 2
R418
0_1206_5%1 2
R1226 0_0402_5%PR@1 2
C566
0.1U_0402_16V4Z
1
2
R436 0_0402_5%1 2
R422 0_0805_5%1 2
C5760.1U_0402_16V4Z1 2 U16
ENE P2231NL E2 QFN 20P
3.3Vin2
3.3Vin4
3.3Vout3
3.3Vout5
SYSRST#6
SHDN#20
STBY#1
PERST#8
OC#19
RCLKEN18
AUX_IN17
AUX_OUT15
CPPE#10
CPUSB#9
NC16
GND7
1.5Vin12
1.5Vin14
1.5Vout11
1.5Vout13
C574
0.1U_0402_16V4Z
PA@1
2
R439 100K_0402_5%@ 1 2
C5770.1U_0402_16V4Z
1
2
C579 0.1U_0402_16V4Z1 2
R1234 0_0402_5%PA@1 2
C1497
47P_0402_50V8J
@1
2
R10 10K_0402_5%
1 2
R1229 0_0402_5%PR@1 2
C5844.7U_0805_10V4Z
1
2
R437 0_0402_5%1 2
C5830.1U_0402_16V4Z
1
2
C571
4.7U_0805_10V4Z
1
2
R438
0_0402_5%1 2
R424 0_0805_5%@ 1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MSINS#
RST#
XD_RE#_SDD2XDWE#_SDD3
XDD2_SDD7_MSD2
XTLI
MSCLK
MODE SEL
XDD6_SDD0_MSD0XDD3_MSD1XDD5_MSBSXDD4_SDD1SDCD#SDWPXDCD#
SDCMD
XD_CLEXDCE#XD_ALE
XDRDYXDWP#_SDD4XDD0_SDD5
XDD7_SDD6_MSD3
MSCLK
RST#
USB20_N3USB20_P3
CR_LED#
XDD6_SDD0_MSD0SDCLK
SDCD#SDCMD
XDWE#_SDD3XD_RE#_SDD2XDD4_SDD1
XDD2_SDD7_MSD2XDD3_MSD1XDD6_SDD0_MSD0MSCLK
SDWP
XDD5_MSBSMSINS#XDD7_SDD6_MSD3
XDWP#_SDD4XDD0_SDD5XDD7_SDD6_MSD3XDD2_SDD7_MSD2
XDD3_MSD1XDD2_SDD7_MSD2
XDD4_SDD1
XDWE#_SDD3
XD_ALEXDWP#_SDD4
XD_CLE
XDD0_SDD5XDD1
XDCE#
XDD5_MSBS
XDD7_SDD6_MSD3XDD6_SDD0_MSD0
XDCD#XDRDYXD_RE#_SDD2
CR_LED#
SDCLK
MODE SEL
XDD1
SDCLK
CLK_48M_CR17
USB20_N322USB20_P322
+VCC_4IN1 +VCC_4IN1
+3VS
+3VS
+VCC_4IN1
+3VS
+5VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
USB CardReader&CONNCustom
27 46Wednesday, February 18, 2009
2007/08/28 2006/10/06Compal Electronics, Inc.
WhiteCard Reader Connector
SI-1 Change LED type
SI-1 Delete Crystall layout location
D54
HT-110TW_WHITE
PA@
2 1
C141310P_0402_50V8J
@
1
2
C141247P_0402_50V8J
@1
2
R1103 0_0402_5%
12
C1405
1U_0402_6.3V6K
1
2
7 IN 1 CONN
JREAD1
TAITW_R015-B10-LM
CONN@
XD-WP33
XD-D47
MS-DATA324
MS-DATA017
SD-DAT230
SD-DAT014
SD-CMD25
MS-DATA115
XD-D65
SD-DAT329
SD-DAT112
XD-ALE35
XD-D032
SD_CLK20
XD-D29
MS-INS22
MS-DATA219
MS-SCLK26
XD-RE38
MS-BS13
XD-D56
XD-D74
XD-D110
XD-CE37
XD-R/B39
XD-D38
XD-WE34
MS-VCC28
7IN1 GND11
XD-CLE36
7IN1 GND31
SD-VCC21
XD-VCC3
XD-CD40
SD-CD-SW1
SD-WP-SW2
7IN1 GND41
7IN1 GND42
SD-DAT427
SD-DAT523
SD-DAT618
SD-DAT716
R1107
1.2K_0402_5%
1 2
R1111
6.19K_0402_1%
12
C1407
0.1U_0402_16V4Z
1
2
R11060_0402_5% 1 2
C1411
0.1U_0402_16V4Z
1
2
C14061U_0603_16V6K
1
2
R1102100K_0402_5%
12
C14030.1U_0402_16V4Z
1
2
C14156P_0402_50V8J
@
1
2
R1105
499K_0402_1%~D
@
12
C141410P_0402_50V8J
@
1
2
D64
HT-110TW_WHITEPR@
2 1
C14104.7U_0603_6.3V6K
1
2
R111010K_0402_5%@
12
R111310_0402_5%@
12
R11090_0402_5% 1 2
R111410_0402_5%@
12
C14091U_0603_10V4Z
1 2
R11150_0402_5%
1 2
R1104 0_0402_5%
1 2
C14040.1U_0402_16V4Z
1 2
C1408
0.1U_0402_16V4Z
1
2
R1112 0_0402_5%
1 2
RTS5159E-GR_LQFP48_7X7
U47
XD_D5_SP525
SD_DAT1/XD_D3/MS_D1_SP626
SD_DAT0/XD_D6/MS_D0_SP727
SD_DAT7/XD_D2/MS_D2_SP828
MS_INS#_SP929
NC30
SD_DAT6/XD_D7/MS_D3_SP1031
DGND32
D3V333
SD_CLK/XD_D1/MS_CLK_SP1134
SD_DAT5/XD_D0/MS_D6_SP1235
SD_CMD36
AV_PLL1
RREF2
NC3
DM4
DP5
AGND6
NC7
3V3_IN8
CARD_3V39
VREG10
D3V311
DGND12
XTAL_CTR13
GPIO014
EEDO15
EECS16
EESK17
EEDI18
XD_CD#_SP119
SD_WP_SP220
SD_CD#_SP321
MS_D422
XD_D4/SD_DAT1_SP423
MS_D524
SD_DAT4/XD_WP#/MS_D7_SP1337
XD_RDY_SP1438
SD_DAT3/XD_WE#_SP1539
SD_DAT2/XD_RE#_SP1640
XD_ALE_SP1741
XD_CE#_SP1842
XD_CLE_SP1943
RST#44
MODE_SEL45
AGND46
XTLO47
XTLI48
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
EAPD_CODEC
MONO_INR MONO_IN
HP_IN_LHP_IN_R
LINE_OUT_LLINE_OUT_R
MIC_EXTRMIC_EXTL
MIC_IN_L
MIC_IN_R
MIC_INLMIC_INR
SENSEA
MIC_EXT_L
MIC_EXT_R
VREFOUT_B
MIC_EXT_RMIC_EXT_L
+3VS_HDAMIC_IN_L
MIC_IN_R
VREFOUT_C
HDA_SYNC_CODEC
HDA_RST#_CODEC
HDA_SDOUT_CODEC
HDA_BITCLK_CODEC
HDA_SDIN0_CODEC
VREFOUT_B
VREFOUT_CHDA_RST#_CODEC
MIC_EXTR
MIC_EXTL
DMIC_CLK19DMIC_DAT19
EAPD_CODEC32
HP_IN_L 29HP_IN_R 29
LINE_OUT_L 29LINE_OUT_R 29
MIC_EXT_L 29MIC_EXT_R 29 MIC_IN_L 29
MIC_IN_R 29
HP_DET# 29EXTMIC_DET# 29
HDA_BITCLK_CODEC21
HDA_SDOUT_CODEC21
HDA_SYNC_CODEC21
HDA_RST#_CODEC21,32
HDA_SDIN021
GNDA 29
SB_SPKR22
+VDDA_CODEC_R
+VDDA_CODEC_R
+VDDA_CODEC_R
+VDDA_CODEC
+3VS
+1.5VS
+VDDA_CODEC
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
Codec_IDT9275B
Custom
28 46Wednesday, February 18, 2009
2007/08/28 2006/07/26
Jack MIC
Internal SPKR.
HP Jack
Internal MIC
CODEC POWER300mA(4.75V(4.56~4.94V))
GNDAGND
SI-1 Delete CODEC POWER IC
SI-1 For EMI request
PV-1 ESD request
PV-1 For EMI
090212 For PC Beep Noise
Q10B
2N
70
02
DW
-7-F
_S
OT
36
3-6
3
5
4
R1124 2.49K_0402_1%1 2
R1117
1K_0402_5%12
C1425
1U
_0
60
3_
10
V4
Z
1
2
C14590.1U_0402_16V7K
12
C1435
0.1
U_
04
02
_1
6V
7K
1
2
C1432 2.2U_0603_6.3V6K1 2
C1424
0.1
U_
04
02
_1
6V
7K
1
2
R1174
0_0402_5%1 2
C1423
1U
_0
60
3_
10
V4
Z
1
2
C14340.1U_0402_16V7K12
R12394.7K_0402_5%
12
C1428 1000P_0402_50V7K@ 1 2
C1478
1000P_0402_50V7K1 2
R1133 47K_0402_5%
12
R1132 22_0603_1%
1 2
R1125 39.2K_0402_1%1 2
R1128 100K_0402_5%12
D58
PSOT24C_SOT23-3
231
R1126 20K_0402_1%1 2
C1480
1000P_0402_50V7K1 2
R1175
0_1206_5%1 2
C1431
2.2U_0603_6.3V6K1 2
R1176
0_1206_5%1 2
C1437
1U
_0
60
3_
10
V4
Z
1
2
R1123BLM18BD601SN1D_0603
12
R113033_0402_5%
1 2
R1135
10
K_
04
02
_5
%12
R1116
0_0402_5%
12
R11220_0603_5%
12
C1419
1U_0603_10V4Z
1 2
R1121
4.7K_0402_5%
12
C1436
10
U_
08
05
_1
0V
4Z
1
2
C1426
10
U_
08
05
_1
0V
4Z
1
2
C1481
1000P_0402_50V7K1 2
C14302.2U_0603_6.3V6K1 2
R1120
4.7K_0402_5%
12
R1119
4.7K_0402_5%
12
C1516
0.0
1U
_0
40
2_
16
V7
K
1
2
C1429 1000P_0402_50V7K1 2
C1418
1U_0603_10V4Z
1 2
R1118
4.7K_0402_5%
12
R1134 10K_0402_5%
12
C1433 2.2U_0603_6.3V6K1 2
C1479
1000P_0402_50V7K1 2
C1422
0.1
U_
04
02
_1
6V
7K
1
2
R1178 0_0603_5%1 2
Q10A
2N7002DW-7-F_SOT363-6
61
2
U49
92HD75B1X5NLGXYAX8 QFN 32P 1.5V CODEC
DVDD_LV1
DMIC0/GPIO129
SPDIF_OUT_1/GPIO728
DMIC_CLK30
HDA_SDO2
HDA_BITCLK3
DVSS4
HDA_SDI5
DVDD_CORE6
HDA_SYNC7
HDA_RST#8
SPDIF_OUT_032
EAPD/GPIO0/SPDIF_OUT 0 or 131
AVDD17
AVSS18
CAP222
VREFFILT19
PORT_A_L26
PORT_A_R27
PORT_B_L13
PORT_B_R14
VREFOUT_B20
PORT_C_L15
PORT_C_R16
VREFOUT_C21
PORT_D_L24
PORT_D_R25
PORT_E_L11
PORT_E_R12
PC_BEEP/MONO9
SENSE_A10
SENSE_B23
TPAD33
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
CIR_IN
SPK_R-SPK_R+SPK_L-SPK_L+
SPKR+SPKL-SPKL+
SPKR-
GAIN0
GAIN1
GA
IN1
+V
DD
A_
CO
DE
C_
IC
GA
IN0
HP
_IN
L
HP
_IN
R
HP_OUTLHP_OUTR
HP_IN_LHP_IN_R
LINE_L_OUTRLINE_C_OUTL
LINE_R_OUTRLINE_C_OUTR
SPKL+
SPKL-
SPKR-
SPKR+
SPK_L-SPK_L+
EXTMIC_DET#HP_DET#
MIC_EXT_RMIC_EXT_L
HP_OUTRHP_OUTL
CIR_IN32
MIC_IN_R28
MIC_IN_L28
SLP_S3# 22,32
EC_MUTE# 32
HP_IN_L 28HP_IN_R 28
LINE_OUT_L28
LINE_OUT_R28
EXTMIC_DET#28HP_DET#28
MIC_EXT_R28MIC_EXT_L28
+5VL
+5VS
+5VS
+5VS
+5VS
+VDDA_CODEC
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
AMP & Audio Jack
Custom
29 46Wednesday, February 18, 2009
2007/08/28 2006/07/26
Consumer IR
9/20 SP02000CW00
INTMIC IN
SPEAKER
GAIN1 GAIN0 Av(inv)
0
1
10dB
15.6dB
21.6dB
0
1
0
0
1
1
12dB
V
TPA6047 LDO OUTPUT 4.7V
AMP. FOR INTERNAL SPEAKER
Close to Pin29
SI-1 Change IR1 to SCR00000E00
Audio connector
SI-1 Add Audio board connector
SI-1 Add JSPK2 for PA
MV-1 For ESD request, close to JMIC2
C1439
330P_0402_50V7K
1
2
C14581U_0603_10V4Z
1 2
JAUDIO
ACES_87213-1000GCONN@
11
22
33
44
55
66
77
88
99
1010
GND111
GND212
R1147
100K_0402_5%
@
1 2
D55PSOT24C_SOT23-3
231
D57PSOT24C_SOT23-3
2 31
C1450 0.47U_0402_6.3V6K
12
R1145 0_0402_5%
1 2
C1447 2.2U_0805_10V6K
1 2
R1150 0_0402_5%
12
R1142 100K_0402_5%1 2
R1138 0_0603_5%1 2
R1136 0_0603_5%1 2
D56PSOT24C_SOT23-3
231
C1443 10U_0805_10V4Z
1 2
C1
45
41
U_
06
03
_1
0V
4Z
1
2
C1442 1U_0603_10V4Z
1 2
JSPK2
ACES_88231-02001
CONN@
11
22
GND3
GND4
C1466
4.7U_0805_10V4Z
C1452 0.47U_0402_6.3V6K
12
U50TPA6047A4RHBR QFN 32P
LOUT+6
C1
N1
2
SPVDD8
SPKR_LIN-4
SPKR_LIN+3
HPVDD17
ROUT-19
CP
VD
D9
LOUT-7
SPGND5
SPKR_RIN-1
SPKR_RIN+2
SPVDD18
HP
VS
S1
4
CP
GN
D1
1
HP
_O
UT
R1
5
ROUT+20
C1
P1
0
CP
VS
S1
3
HP
_O
UT
L1
6
SPGND21
HP_EN22
SPKR_EN#23
BYPASS24R
EG
_E
N2
5
HP
_IN
R2
6
HP
_IN
L2
7
SG
ND
28
RE
G_
OU
T2
9
VD
D3
0
GA
IN0
31
GA
IN1
32
TM
L3
3
C1
45
71
U_
06
03
_1
0V
4Z
1
2
C1438
330P_0402_50V7K
1
2
C1441
330P_0402_50V7K
1
2
R1151
100K_0402_5%1 2
R1137 0_0603_5%1 2
C1440
330P_0402_50V7K
1
2
C1
45
61
0U
_0
80
5_
10
V4
Z
1
2
IR1
IRM-V536/TR1_3P
VCC2
Vout1
GND4
GND3
C1451 0.47U_0402_6.3V6K
12
R1139 0_0603_5%1 2
R11530_0805_5%
12
C1444 1U_0603_10V4Z
1 2
C1449 1U_0603_10V4Z
1 2
C1445 0.1U_0402_16V7K
1 2
R11520_0805_5%
12
C1453 0.1U_0402_16V4Z@
1 2
R1144
0_0603_5%1 2
R1141 100K_0402_5%@1 2
C1448 0.47U_0402_6.3V6K
12
JSPK1
E&T_3806-F04N-02RCONN@
11
22
33
44
GND15
GND26
R1148 0_0402_5%
12
C1
45
51
0U
_0
80
5_
10
V4
Z
1
2
R1143 0_0402_5%@
1 2
C1446 2.2U_0805_10V6K
1 2
R1158100_0805_5%
12
R11400_0805_5%
12
JMIC2
ACES_88231-02001
CONN@
11
22
GND3
GND4
R1211
0_0402_5%
12
C1461 1U_0603_10V4Z1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB20_N6_R
USB20_N6_R
USB20_P6_R
USB20_P6_R
SATA_TXN5SATA_TXP5
SATA_TXP5
SATA_RXN5SATA_RXP5
SATA_TXN5
USB20_N7_R
USB_EN#
USB_EN#
USB20_N0_R
USB20_P0_R
USB20_P7_R
USB20_N0_RUSB20_P0_R
USB20_N7_R
USB20_P7_R
+3VS_FP
BT_OFF22
USB20_N6 22
CH_CLK 26
BT_LED 33
CH_DATA 26
USB20_P6 22
SATA_RXN5_C21SATA_RXP5_C21
SATA_TXP521SATA_TXN521
USB20_P722USB20_N722
USB_EN#32
USB20_N122USB20_P122
USB20_N222USB20_P222
USB20_N022USB20_P022
+5VALW
USB_VCCC
+5VALW
+5VALW
+5VALW
+3VALW +3VAUX_BT
+5VALW
+3VAUX_BT
+5VALW
USB_VCCC
+3VS
+3VS
+5VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
USB, BT, eSATA
30 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
W=100mils
Finger printer
Right side USB Power Switch Right side ESATA/USB combination Connector
BT Connector
USB cable connector for Right side
C756 0.1U_0402_16V4Z
1
2
R634 0_0402_5%1 2
R1080 0_0402_5%1 2
R1086 1K_0402_5%@ 1 2
C1387
0.01U_0402_16V7K
1
2
R1083 10K_0402_5%1 2
R1085 0_0402_5%12
JFPR
P-TWO_161011-04021
CONN@
11
22
33
44
GND5
GND6
C1384 0.01U_0402_16V7K12
D46
PRTR5V0U2X_SOT143-4
@
GND1
IO12
IO23
VIN4
R235
0_0603_5%
1 2
R236
0_0603_5%
@
1 2
D45
PRTR5V0U2X_SOT143-4
@
GND1
IO12
IO23
VIN4
R1087 1K_0402_5%@ 1 2
C1381
4.7U_0805_10V4Z
1
2
+
C1
38
01
50
U_
B_
6.3
VM
_R
40
M
1
2
R635 0_0402_5%1 2
C1
38
20
.1U
_0
40
2_
16
V4
Z
1
2
R1081 0_0402_5%1 2
G
DS
Q105 SI2301BDS-T1-E3_SOT23-3
2
13
U41
TPS2061IDGNR_MSOP8
GND1
IN2
OC#5
OUT6
OUT8
IN3
EN#4
OUT7
JBT
ACES_87213-0800GCONN@
11
22
33
44
55
66
77
88
GND9
GND10
R1092 10K_0402_5%
1 2
C13861U_0603_10V4Z
@
1
2
C1388
0.1U_0402_16V4Z
1
2
D47
PRTR5V0U2X_SOT143-4
@
GND1
IO12
IO23
VIN4
C1385 0.01U_0402_16V7K12
C1389
4.7U_0805_10V4Z
1
2
JUSB
ACES_87213-1000GCONN@
11
22
33
44
55
66
77
88
99
1010
GND111
GND212
R1090100K_0402_5%
12
D30
PRTR5V0U2X_SOT143-4
GND1
IO12
IO23
VIN4
C1
38
31
00
0P
_0
40
2_
50
V7
K
1
2
R628
0_0805_5%
12
R1084 0_0402_5%12
USB
ESATA
JESAT
TYCO_1759576-1CONN@
VBUS1
D-2
D+3
GND4
GND5
A+6
A-7
GND8
B-9
B+10
GND11
GND12
GND13
GND14
GND15
C1390
0.1U_0402_16V4Z1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FRD#
SPI_CLK_R
SPI_SOSPI_FWR#
SPI_FSEL#
SPI_FSEL#
SPI_CLK_R
SPI_FWR#
SPI_CLK32
FRD# 32FWR#32
FSEL#32
+3VL
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
BIOS ROM
31 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
SP07000F500 S SOCKET WIESON G6179-100000 8P SPIFLASHWIESO_G6179-100000_8P20mils
SPI ROM
EMI requestR555 0_0402_5%
1 2
R553 10_0402_5%1 2
R231
33_0402_5%
12
C7120.1U_0402_16V4Z
1
2
R230
33_0402_5%
12
R556 10_0402_5%1 2
C309
22P_0402_50V8J
12
R554 10_0402_5%1 2
R232
33_0402_5%
12
C307
22P_0402_50V8J
12
U27
WIESON G6179 8P SPI
S1
VCC8
Q2
HOLD7
VSS4
D5
C6
W3
C308
22P_0402_50V8J
12
ON/OFFBTN
KSI7
KSO12KSO13KSO14
KSO4
KSO8
KSO6
KSO3
KSO0KSO1
KSO9
KSO2
KSO7
KSO5
KSO11KSO10
SMB_EC_CK2SMB_EC_DA2
SLP_S3#SLP_S5#EC_SMI#
LPC_FRAME#
LID_SW#
SIRQ
GATEA20KB_RST#
LPC_AD2LPC_AD1
LPC_AD3
LPC_AD0
EC
AG
ND
PCI_RST#
UTXLAN_POWER_OFF_R
CLK_PCI_EC
ECRST#
KSI3
CRY1
CRY2
KSI0KSI1
KSI6KSI5
KSI2
KSI4
KSO15
SMB_EC_CK1SMB_EC_DA1
SUSP#
LID_SW#
SMB_EC_CK1
SMB_EC_CK2SMB_EC_DA2
SMB_EC_DA1
BAT_LED#
IREF
ECAGND
INV_PWM
BATT_TEMP
M_PWROK
EC_RSMRST#
BKOFF#
EC_ON
ADP_IADP_ID
VR_ON
FAN_SET
ENBKL
STD_ADP
TP_BTN#
AC_SET
AC_IN
FSTCHG
FRD#
BATT_OVP
SYSON
PM_PWROK_R
ACOFF
THERM_SCI#
ON/OFFBTN_LED#
EC_PME#
EC_MUTE#
CAPS_LED#
TP_CLKTP_DATA
VCC1_PWRGD
I2C_INT
ESB_DAT_RESB_CLK_R
TP_LED#
SUSP#PWRBTN_OUT#
VCTRL
USB_EN#
EAPD_CODEC
WL_BLUE_LED#
AC_IN ACIN
NMI_DBG# PCI_SERR#
CIR_IN
PCI_RST#
KSO12
KSO11
KSO10
KSO6
KSO3
KSO5
KSO4
KSO0
KSO2
KSO1
KSI3
KSI2
KSI4
KSI5
KSI1
KSI6
KSI7
KSI0
KSO14
KSO15
KSO9
KSO7
KSO8
KSO13
KSO2
KSI2
KSO4
KSO8
KSO10
KSI5
KSO3
KSO15
KSO11
KSO5
KSO0
KSI4
KSO1
KSO7
KSI0
KSO14
KSI7
KSI3
KSO6
KSO12
KSI6
KSI1
KSO9
NMI_DBG#
TP_BTN#
ESB_CLK_RESB_DAT_R
ADP_ID
WWAN_POWER_OFF
SLP_S4#
SYSON
HDA_RST#_EC
BATT_OVP
FWR#SPI_CLKFSEL#
LAN_POWER_OFF_R
UTX
HDA_RST#_EC
EC_PME# PCI_RST#
EC_PME#
NUM_LED#
KSO13
FAN_SPEED
DIM_LED
SPI_CLK
LPC_FRAME#21,26SIRQ22
LPC_AD121,26LPC_AD221,26
LPC_AD021,26
LPC_AD321,26
CLK_PCI_EC17
PCI_RST#20
EC_SCI#22
SMB_EC_DA133,36SMB_EC_CK133,36
SMB_EC_CK26SMB_EC_DA26
LID_SW#33
GATEA2021KB_RST#21
SLP_S3#22,29SLP_S5#22
PCI_PME#20
EC_SMI#22
ON/OFFBTN33
ACOFF 37
CIR_IN 29
FRD# 31
BATT_OVP 36
FAN_SET 6
SYSON 26,35,40
EC_RSMRST# 22
EC_ON 38
BAT_LED# 33
VR_ON 42
ADP_I 37
THERM_SCI# 22
ON/OFFBTN_LED# 33
INV_PWM 19
EC_LID_OUT# 22
TP_CLK 33TP_DATA 33
BKOFF# 19M_PWROK 9,22
FSTCHG 37STD_ADP 37
TP_BTN# 33
AC_SET 37IREF 37
ADP_ID 36
ENBKL 11
CAPS_LED# 33
I2C_INT 33
EC_MUTE# 29
TSATN#9 TP_LED# 33
SUSP# 26,35,37,39PWRBTN_OUT# 22
BATT_TEMP 36
VCTRL 37
USB_EN# 30
EAPD_CODEC 28
WL_BLUE_LED# 33
PCI_SERR# 20
ESB_DAT33ESB_CLK33
ACIN 37
WWAN_POWER_OFF26
SLP_S4# 22
FWR# 31
FSEL# 31SPI_CLK 31
LAN_POWER_OFF25
AC_LED# 36
HDA_RST#_CODEC21,28
PM_PWROK 9,22
WL_BLUE_BTN33
NUM_LED#33
FAN_SPEED6
DIM_LED 35
+EC_AVCC
+3VL_EC
+EC_AVCC
+3VL_EC
+3VL
+5V_TP
+3VL +3VL_EC
+3VL
+3VL +3VS
+3VL
+3VL
+3VL
+3VS
+3VL
+5VL
+3VL +3VL
+3VALW
+1.5VS
+3VS
+3VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
EC KB926/KB Conn.
32 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
For EMI
For CRevision14" INT_KBDCONN.( TYPE "D"KB)
VendorRecommend
EC recommend
EC DEBUG port
HDA level shift
EMI requestSI-1 Reverse KB connector
PV-1 For WWAN noiseC3240.1U_0402_16V4Z
1
2
L300_0603_5%
12
R5890_0402_5%@ 1 2
C807 100P_0402_50V8J@ 1 2
R573 4.7K_0402_5%1 2
R11004.7K_0402_5%
12
Y5
32.768KHZ_12.5PF_9H03200413
OSC4
OSC1
NC3
NC2
R10994.7K_0402_5%
12
C792 100P_0402_50V8J@ 1 2
R582 0_0402_5%1 2
C721 0.1U_0402_16V4Z12
R5818.2K_0402_5%
12
C814 100P_0402_50V8J@ 1 2
R72110K_0402_5%
12
C7200.01U_0402_16V7K
1 2
C795 100P_0402_50V8J@ 1 2
R228 47_0402_5%
1 2
C794 100P_0402_50V8J@ 1 2
C715
0.1U_0402_16V4Z
1
2
R578 47K_0402_5% 1 2
C812 100P_0402_50V8J@ 1 2
R403 0_0402_5%1 2
C719
1000P_0402_50V7K
1
2
R12410K_0402_5%
@
12
R58310K_0402_5%
12
JKB
ACES_85202-24051
CONN@
11
22
33
44
55
66
77
88
99
1010
1111
1212
1313
1414
1515
1616
1717
1818
1919
2020
2121
2222
2323
2424
G125
G226
J1
JOPEN
12
C813 100P_0402_50V8J@ 1 2
C72315P_0402_50V8J
1 2
R575 4.7K_0402_5%1 2
LPC & MISC
Int. K/B Matrix
SM Bus
GPIO
GPIO
AD Input
PWM Output
DA Output
PS2 Interface
SPI Device Interface
SPI Flash ROM
GPO
GPI
U30
KB926QFD2_LQFP128_14X14
GA20/GPIO001
KBRST#/GPIO012
SERIRQ#3
LFRAME#4
LAD35
PM_SLP_S3#/GPIO046
LAD27
LAD18
VC
C9
LAD010
GN
D1
1
PCICLK12
PCIRST#/GPIO0513
PM_SLP_S5#/GPIO0714
EC_SMI#/GPIO0815
LID_SW#/GPIO0A16
SUSP#/GPIO0B17
PBTN_OUT#/GPIO0C18
EC_PME#/GPIO0D19
SCI#/GPIO0E20
INVT_PWM/PWM1/GPIO0F21
VC
C2
2
BEEP#/PWM2/GPIO1023
GN
D2
4EC_THERM#/GPIO11
25
FANPWM1/GPIO1226
ACOFF/FANPWM2/GPIO1327
FAN_SPEED1/FANFB1/GPIO1428
FANFB2/GPIO1529
EC_TX/GPIO1630
EC_RX/GPIO1731
ON_OFF/GPIO1832
VC
C3
3
PWR_LED#/GPIO1934
GN
D3
5
NUMLED#/GPIO1A36
ECRST#37
CLKRUN#/GPIO1D38
KSO0/GPIO2039
KSO1/GPIO2140
KSO2/GPIO2241
KSO3/GPIO2342
KSO4/GPIO2443
KSO5/GPIO2544
KSO6/GPIO2645
KSO7/GPIO2746
KSO8/GPIO2847
KSO9/GPIO2948
KSO10/GPIO2A49
KSO11/GPIO2B50
KSO12/GPIO2C51
KSO13/GPIO2D52
KSO14/GPIO2E53
KSO15/GPIO2F54
KSI0/GPIO3055
KSI1/GPIO3156
KSI2/GPIO3257
KSI3/GPIO3358
KSI4/GPIO3459
KSI5/GPIO3560
KSI6/GPIO3661
KSI7/GPIO3762
BATT_TEMP/AD0/GPIO3863
BATT_OVP/AD1/GPIO3964
ADP_I/AD2/GPIO3A65
AD3/GPIO3B66
AV
CC
67
DAC_BRIG/DA0/GPIO3C68
AG
ND
69
EN_DFAN1/DA1/GPIO3D70
IREF/DA2/GPIO3E71
DA3/GPIO3F72
CIR_RX/GPIO4073
CIR_RLC_TX/GPIO4174
AD4/GPIO4275
SELIO2#/AD5/GPIO4376
SCL1/GPIO4477
SDA1/GPIO4578
SCL2/GPIO4679
SDA2/GPIO4780
KSO16/GPIO4881
KSO17/GPIO4982
PSCLK1/GPIO4A83
PSDAT1/GPIO4B84
PSCLK2/GPIO4C85
PSDAT2/GPIO4D86
TP_CLK/PSCLK3/GPIO4E87
TP_DATA/PSDAT3/GPIO4F88
FSTCHG/SELIO#/GPIO5089
BATT_CHGI_LED#/GPIO5290
CAPS_LED#/GPIO5391
BATT_LOW_LED#/GPIO5492
SUSP_LED#/GPIO5593
GN
D9
4
SYSON/GPIO5695
VC
C9
6
SDICS#/GPXOA0097
SDICLK/GPXOA0198
SDIDO/GPXOA0299
EC_RSMRST#/GPXO03100
EC_LID_OUT#/GPXO04101
EC_ON/GPXO05102
EC_SWI#/GPXO06103
ICH_PWROK/GPXO06104
BKOFF#/GPXO08105
WL_OFF#/GPXO09106
GPXO10107
GPXO11108
SDIDI/GPXID0109
PM_SLP_S4#/GPXID1110
VC
C1
11
ENBKL/GPXID2112
GN
D1
13
GPXID3114
GPXID4115
GPXID5116
GPXID6117
GPXID7118
SPIDI/RD#119
SPIDO/WR#120
VR_ON/XCLK32K/GPIO57121
XCLK1122
XCLK0123
V18R124
VC
C1
25
SPICLK/GPIO58126
AC_IN/GPIO59127
SPICS#128
E
B
C
Q21MMBT3904_NL_SOT23-3
2
3 1
C31510P_0402_25V8K
@1
2
C718
0.1U_0402_16V4Z
1
2
R713100K_0402_5%
12
R213
8.2K_0402_5%
12
R229 33_0402_5%
1 2
R71410K_0402_5%
12
R731 0_0402_5%1 2
C301
100P_0402_50V8J
12
C722
15P_0402_50V8J
@
1 2
R580 10K_0402_5%1 2
R586 10K_0402_5%
12
R732 0_0402_5%1 2
R254
100_0402_5%
1 2
C803 100P_0402_50V8J@ 1 2
R715150K_0402_5%
12
C797 100P_0402_50V8J@ 1 2
D14
CH751H-40PT_SOD323-2
21
C726 0.1U_0402_16V4Z
1 2
R1900_0402_5%OPP@
1 2
C716
0.1U_0402_16V4Z
1
2
R574 4.7K_0402_5%1 2
C802 100P_0402_50V8J@ 1 2
C799 100P_0402_50V8J@ 1 2
C808 100P_0402_50V8J@ 1 2
R5880_0402_5%
1 2
R227 33_0402_5%
1 2
D16
CH751H-40PT_SOD323-2
2 1
C800 100P_0402_50V8J@ 1 2
C3250.1U_0402_16V4Z
1
2
C809 100P_0402_50V8J@ 1 2
R576
33_0402_5%
@
1 2
C717
1000P_0402_50V7K
1
2
D13
CH751H-40PT_SOD323-2
2 1
C32722P_0402_50V8J
1
2
R19110K_0402_5%
12
R25110K_0402_5%
12
C806 100P_0402_50V8J@ 1 2
R572
0_0805_5%1 2
C72515P_0402_50V8J
1 2
C791 100P_0402_50V8J1 2
R5934.7K_0402_5%
1 2
C815 100P_0402_50V8J@ 1 2
C796 100P_0402_50V8J@ 1 2
C798 100P_0402_50V8J@ 1 2
R577 4.7K_0402_5%1 2
C810 100P_0402_50V8J@ 1 2
R2330_0805_5%
@ 12
C805 100P_0402_50V8J@ 1 2
C801 100P_0402_50V8J@ 1 2
R720 10K_0402_5%1 2
R443
0_0402_5%
1 2
C793 100P_0402_50V8J@ 1 2
C7244.7U_0603_6.3V6K
1
2R59520M_0402_5%
@
12
R591 0_0603_5% @1 2
C811 100P_0402_50V8J@ 1 2
C804 100P_0402_50V8J@ 1 2
R579 10K_0402_5%1 2
R25056_0402_5%
12
L31
0_0603_5%
1 2
T84
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
TP_DATATP_CLK
TP_DATATP_CLK
WL_BLUE_LED#
TP_LED#TP_BTN#
ESB_CLK_CAPESB_DAT_CAP
ESB_CLK_CAP
WL_BLUE_LED#
ON/OFFBTN_LED#
TP_BTN#
TP_LED#
TP_CLK 32TP_DATA 32
BT_LED30
WL_BLUE_LED# 32
WW_LED#26
WL_LED#26
CAPS_LED# 32 TP_LED# 32TP_BTN# 32
I2C_INT32
ON/OFFBTN_LED#32
ON/OFFBTN32LID_SW#32
SMB_EC_DA132,36SMB_EC_CK132,36
ESB_CLK32ESB_DAT32
WL_BLUE_BTN32
NUM_LED#32
BAT_LED#32
SATA_LED#21HDDHALT_LED#22
+5VALW +5V_TP
+5V_TP
+3VS
+5VS_LED
+5VS
+5VS
+3VL
+5VS
+5VALW
+5VALW
+5VALW+5VS
+3VS
+5VS
+5V_TP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
KBD, ON/OFF, SW, CIR
33 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
T/P Board Conn
Power Button
Mini card LED
T/P Board (Inculde T/P_ON/OFF)
for debug only
Keyboard backlight ConnSystem LED Conn Caps-Lock Conn
Close to JP59
SWITCH BOARD.
AMBERWhiteSI-1 Delete SW2
SI-1 Change Cap board power rail to +3VL
MV-1 For ESD request, close to JTPSW
MV-1 For ESD request, close to JCSB
MV-1 For ESD request, close to JTP
R205
0_0805_5%
1 2
R1191 0_0402_5%OPP@ 1 2
D60 SM05_SOT23@
231
JCAP
P-TWO_161011-04021
CONN@
11
22
33
44
GND5
GND6
R730 0_0402_5% Cypress@
1 2
D24
PSOT24C_SOT23-3
2
31
D66
SM05_SOT23
231
R169 1.8K_0402_5%main@1 2
C7290.1U_0402_16V4Z
1
2
R1192 0_0402_5%OPP@
1 2
G
D
S
Q112N7002_SOT23-3
2
13
JTPSW
P-TWO_161011-04021
CONN@
11
22
33
44
GND5
GND6
R56 FBMA-11-100505-801T 0402ENE@
1 2
JCSB
P-TWO_161021-10021
CONN@
11
22
33
44
55
66
77
88
99
1010
GND11
GND12
R19310K_0402_5%
12
C313
4.7U_0603_6.3V6K1
2
R238 1K_0402_1%1 2
C731100P_0402_50V8J@
1
2
D28
SM05_SOT23
231
R149 FBMA-11-100505-801T 0402ENE@
1 2
R530_0805_5%OPP@
12
C730100P_0402_50V8J
@
1
2
D67
SM05_SOT23
231
JLED
ACES_87213-0800G
CONN@
11
22
33
44
55
66
77
88
GND9
GND10
C32633P_0402_50V8K
ENE@
12
R716100K_0402_5%
12
R691 0_0603_5%
1 2
C1518 0.1U_0402_16V4Z
1 2
R510_0805_5%Main@
12
JTP
P-TWO_161011-04021
CONN@
11
22
33
44
GND5
GND6R151 0_0402_5%OPP@ 1 2
JKBL
P-TWO_161011-04021
CONN@
11
22
33
44
GND5
GND6
R729 0_0402_5% Cypress@
1 2
D65
SM05_SOT23
231
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HDMI_TX_1-
HDMI_DETECT
HDMIDAT
HDMICLK
HDMI_TX_2-
HDMI_DETECT
HDMI_TX1+
HDMICLK-
HDMI_TX2-
HDMI_TX_0+HDMICLK+
HDMI_TX_2+
HDMI_TX0+
TMDS_B_HPD
HDMI_CLK-
HDMICLKHDMIDAT
+5VS_HDMI
HDMI_TX1+
HDMI_TX2+
HDMI_TX1-
HDMI_TX2-
HDMI_CLK-
HDMI_TX0-HDMI_TX0+
HDMI_CLK+
HDMI_CLK+
HDMI_TX0-
HDMI_TX1-
HDMI_TX2+
HDMI_TX_0-
HDMI_TX_1+
TMDS_B_HPD
HDMI_DETECT
TMDS_B_HPD#
HDMICLK-
HDMI_TX_0-
HDMI_TX_0+
HDMI_TX_1-
HDMI_TX_1+
HDMI_TX_2-
HDMI_TX_2+
HDMICLK+
HDMIDAT_NB9
HDMICLK_NB9
TMDS_B_DATA1 11
TMDS_B_DATA0 11TMDS_B_DATA0# 11
TMDS_B_DATA1# 11
TMDS_B_CLK11TMDS_B_CLK#11
TMDS_B_DATA211TMDS_B_DATA2#11
TMDS_B_HPD#11
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS +3VS_LS
+3VS_LS+3VS_LS
+3VS_LS
+3VS_LS+3VS
+5VS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
+3VS_LS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
HDMI LS & Conn.
Custom
34 46Wednesday, February 18, 2009
2007/08/28 2006/03/10Compal Electronics, Inc.
HDMI Connector
EQUALIZATION SETTING:[PC1,PC0]=00,8dB [PC1,PC0]=01,4dB (Recommanded)[PC1,PC0]=10,12dB[PC1,PC0]=11,0dB
PC0
PC1
To option use ST or Parade
STParade
R1201
R1204
R653
R1206
R1203
R1205
3.9K ohm 499 ohm
C773 0.1uF 1uF
R1207
R1208
SI-1 Use ST only
8101TParade8171
R1240
R1242
R1243
R1244
C1517
R1248
R1250
R1251
R1252
R1247
R1249
R1245
R1246
R1241
R1202
499 ohm
1uF
V
V
X
X
X
X
0 ohm
X X X
0 ohm 4.7K ohm
4.7K ohm
4.7K ohmX
X 4.7K ohm
X
X
X
X
X X
4.7K ohm
0 ohm
X
X X
X 2.2uF
0 ohm 0 ohm X
X X 4.7K ohm
0 ohm 0 ohm
X X 4.7K ohm
X
0 ohm 0 ohm
X X
X
4.7K ohm
0 ohm 0 ohm
X X
X
4.7K ohm
0 ohm 4.7K ohm
X X X
0 ohm
X X 4.7K ohm
X X
X
R5
03
.9K
_0
40
2_
1%
12
R1249 0_0402_5%1 2
R1244 0_0402_5%@1 2
R1202 4.7K_0402_5%@ 12
C7730.1U_0402_16V4Z
1
2
R655 0_0402_5%12
R653 3.9K_0402_1%
12
C1517 2.2U_0603_6.3V4Z @
1 2
R652 0_0402_5%@ 12
C772
0.5P_0402_50V8B
@
R1217 0_0402_5%@1 2
R1212 0_0402_5%@
1 2
C3
20
0.1
U_
04
02
_1
0V
6K
1
2
R1248 0_0402_5%
1 2
R120720K_0402_5%
12
D32SKS10-04AT_TSMA
21
C771
0.5P_0402_50V8B
@
D31
RB411D T146 _SOT23-3
21
R1213 0_0402_5%@1 2
R6502.2K_0402_5%
12
L40
FBML10160808121LMT_0603
1 2
R659
68_0402_5%
@
1 2
R1251 4.7K_0402_5%@
1 2
R1245 0_0402_5%12
C3
19
0.1
U_
04
02
_1
0V
6K
1
2
R1250 4.7K_0402_5%@
1 2
R12030_0402_5% 12
R1214 0_0402_5%@
1 2
R1215 0_0402_5%@1 2
L42
WCM-2012-900T_0805
11
22
33
44
R648
0_0603_5%
1 2
R651 4.7K_0402_5%12
R1252 0_0402_5%1 2
R12434.7K_0402_5%
@
12
R1241 4.7K_0402_5%@ 12
L38
WCM-2012-900T_0805
11
22
33
44
S IC STHDLS101TQTR QFN 48P HDMI SHIFTER
U43
GND1
VCC3V2
FUNCTION13
FUCNTION24
GND5
ANALOG1(REXT)6
HPD_SOURCE7
SDA_SOURCE8
SCL_SOURCE9
ANALOG210
VCC3V11
GND12
OU
T_
D4
+1
3
OU
T_
D4
-1
4
VC
C3
V1
5
OU
T_
D3
+1
6
OU
T_
D3
-1
7
GN
D1
8
OU
T_
D2
+1
9
OU
T_
D2
-2
0
VC
C3
V2
1
OU
T_
D1
+2
2
OU
T_
D1
-2
3
GN
D2
4
GND36
FUNCTION435
FUNCTION334
VCC3V33
DDC_EN32
GND31
HPD_SINK30
SDA_SINK29
SCL_SINK28
GND27
VCC3V26
OE*25
IN_
D4
+4
8
IN_
D4
-4
7
VC
C3
V4
6
IN_
D3
+4
5
IN_
D3
-4
4
GN
D4
3
IN_
D2
+4
2
IN_
D2
-4
1
VC
C3
V4
0
IN_
D1
+3
9
IN_
D1
-3
8
GN
D3
7
thm_pad49
C273
2200P_0402_25V7K
@
1 2
L41
WCM-2012-900T_0805
11
22
33
44
R6492.2K_0402_5%
12
R1247 4.7K_0402_5%@
12
R4
93
.9K
_0
40
2_
1%
12
R12087.5K_0402_1%
12
R65410K_0402_5%
12
R12404.7K_0402_5%
@
12R1242
0_0402_5%1 2
G
D
S
Q108
2N7002_SOT23-3
2
13
R656
68_0402_5%
@
1 2
R9
0_0402_5%
12
R1206 0_0402_5%1 2
R1216 0_0402_5%@
1 2
R1246 0_0402_5%@ 12
R1219 0_0402_5%@1 2
C769
0.5P_0402_50V8B
@
R658
68_0402_5%
@
1 2
R12050_0402_5% 12R1204 4.7K_0402_5%
1 2
R12014.7K_0402_5%
@
12
L39
WCM-2012-900T_0805
11
22
33
44
R665
1K_0402_1%1 2
R657
68_0402_5%
@
1 2
C774330P_0402_50V7K
1
2
C3
21
0.0
1U
_0
40
2_
16
V7
K
1
2
C770
0.5P_0402_50V8B
@
C3142200P_0402_25V7K
@
1
2
JHDMI1
SUYIN_100042MR019S153ZLCONN@
D2+1
GND2
D2-3
D1+4
GND5
D1-6
D0+7
GND8
D0-9
CK+10
GND11
CK-12
CEC13
Reserved14
SCL15
SDA16
DDC/CEC_GND17
+5V18
HP_DET19
GND20
GND21
GND22
GND23
C3
18
10
U_
08
05
_6
.3V
6M
1
2
R1218 0_0402_5%@
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SUSP SYSON#
SYSON
SYSON#
DIM_LED
SUSP#
SUSP SUSP
SUSP
DIM_LED#
SUSPSUSP
RUNON_3VS
SUSP
SUSP
RUNON
RUNON
SUSP
SYSON26,32,40
DIM_LED32
SUSP# 26,32,37,39
SYSON#41 SUSP 41
+3VL
+5VS+5VALW
+3VS+3VALWB+
+3VL
+5VS +3VS +1.8V+1.5VS +VCCP +0.9V +1.8VS
+5VS_LED+5VS
B+
+1.8VS+1.8V
+1.8V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
DC/DC Interface
35 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
Discharge circuit
+5VALW to +5VSTransfer +3VALW to +3VSTransfer DIM LED
+1.8V to +1.8VSTransferSI-1 For EMI DDR issueSI-R 2 caps and change to GND
For ICTT52
FM1
1
H5HOLEA
1
Q9A
2N
70
02
DW
-7-F
_S
OT
36
3-6
61
2
T73
U33SI7326DN-T1-E3_PAK1212-8
352
4
1
G
D
S
Q44
2N7002_SOT23-3
@
2
13
R642
470_0402_5%
12
T53
C768
10
U_
08
05
_1
0V
4Z
@1
2
G
D
S
Q352N7002_SOT23-3
2
13
Q13A
2N
70
02
DW
-7-F
_S
OT
36
3-6
61
2
T74
C1515
0.1
U_
04
02
_1
6V
4Z
1
2
H12HOLEA
1
C761
0.1
U_
04
02
_1
6V
4Z
1
2
R644
470_0402_5%
12
T60
R639
100K_0402_5%
12
C766
10
U_
08
05
_1
0V
4Z
@1
2
H10HOLEA
1
T75
FM3
1
C1513
0.1
U_
04
02
_1
6V
4Z
1
2
R638
470_0402_5%
12
C764
10
U_
08
05
_1
0V
4Z
1
2
T33
R636
330K_0402_5%
12
T61
FM4
1
T76
U34
SI7326DN-T1-E3_PAK1212-8
@
352
4
1
Q13B
2N
70
02
DW
-7-F
_S
OT
36
3-6
3
5
4
Q9B
2N
70
02
DW
-7-F
_S
OT
36
3-6
3
5
4
T34
T62
G
DS
Q15
SI2301BDS-T1-E3_SOT23-3
2
13
H3HOLEA
1
C759
10U_0805_10V4Z
1
2
U32SI7326DN-T1-E3_PAK1212-8
352
4
1
FM2
1
H13HOLEA
1
C2940.1U_0402_16V4Z
1
2
T63
H1HOLEA
1
R224470_0402_5%
12
H7HOLEA
1
H9HOLEA
1
T45
R645
470_0402_5%
12
R641
470_0402_5%
12
R643
470_0402_5%
12
C760
10
U_
08
05
_1
0V
4Z
1
2
H2HOLEA
1
T51
C767
0.1
U_
04
02
_1
6V
4Z
@1
2
R223
330K_0402_5%
12
R63710K_0402_5%
12
C762
10
U_
08
05
_1
0V
4Z
1
2
C654700P_0402_25V7K
1
2
Q34B
2N7002DW-7-F_SOT363-6
3
5
4
C763
0.1
U_
04
02
_1
6V
4Z
1
2
R646
470_0402_5%
12
C1512
0.1
U_
04
02
_1
6V
4Z
1
2
R647
470_0402_5%
@
12
R640
100K_0402_5%
12
T64
T21
H4HOLEA
1
C765
0.01U_0402_16V7K
1
2
Q12B
2N
70
02
DW
-7-F
_S
OT
36
3-6
3
5
4
H6HOLEA
1
Q6A
2N
70
02
DW
-7-F
_S
OT
36
3-6
61
2
C1514
0.1
U_
04
02
_1
6V
4Z
1
2
H11HOLEA
1
Q6B
2N
70
02
DW
-7-F
_S
OT
36
3-6
3
5
4
Q12A
2N
70
02
DW
-7-F
_S
OT
36
3-6
61
2
Q34A
2N7002DW-7-F_SOT363-6
61
2
T72
H8HOLEA
1
T32
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
ADP_SIGNAL
ADPINADPIN
EC_SMDEC_SMC
SMB_EC_DA1
SMB_EC_CK1
EN0 38
BATT_OVP 32
SMB_EC_CK1 32,33
SMB_EC_DA1 32,33
BAT_ID 37
BATT_TEMP 32
ADP_ID 32
AC_LED# 32
+5VS
+5VALW
BATT
+5VALW
VMB
+3VL
BATT
VIN
+3VALW
+3VL
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina Consumer Discrete 0.1
DC Connector/CPU_OTP
36 46Wednesday, February 18, 2009
2007/05/29 2008/05/29Compal Electronics, Inc.
PH1 under CPU botten side :
connect to KBC pin97
CPU
CPU thermal protection at 90 +-3 degree C
PR122.49K_0402_1%
12
PR15
150K_0402_1%
12
PL4HCB2012KF-121T50_0805
1 2
PU1ALM358ADT_SO8
+3
-20 1
P8
G4
PR7
604K_0402_1%
1 2
PD4
RLZ3.6B_LL34
12
PC
10.0
1U
_0402_25V
7K
12
PR11
150K_0402_1%
1 2
PR
1340K
_0402_1% 1
2P
R6
105K
_0402_1% 1
2
PL1HCB2012KF-121T50_0805
1 2
G
D
S
PQ1SSM3K7002FU_SC70-3
2
13
PC
2100P
_0402_50V
8J
12
PR310K_0402_5%
1 2
PQ3
TP0610K-T1-E3_SOT23-3
2
13
PR210K_0402_5%
12
PC
60.0
1U
_0402_25V
7K 1
2
PD2
PJSOT24C_SOT23-3
2
31
PC31000P_0402_50V7K
12
JDC1
ACES_87302-0441
1 1
3 34 4
GND 5
2 2
GND 6
PC111000P_0402_50V7K
12
PR8
2K_0402_5%
<BOM Structure>1
2
PR171K_0402_5%
12
PU1B
LM358ADT_SO8
+5
-60 7
P8
G4
PR10
200K_0402_1%
1 2
PR166.49K_0402_1%1 2
PL3HCB2012KF-121T50_0805
1 2
PC
4100P
_0402_50V
8J
12
PD3
PJSOT24C_SOT23-3
2
31
PR13
100_0402_5%
12
PH1
10K_TH11-3H103FT_0603_1%
12
PC90.01U_0402_50V4Z
12PC8
1000P_0402_50V7K
12
JBATT
SUYIN_200045MR006G101ZR
1 1
3 3
4 4
5 5
6 6
GND 7
GND 8
2 2
PD1
PJSOT24C_SOT23-3
2 31
PR510K_0402_5%
12
PC10
0.22U_0603_10V7K
12
PC12
@1000P_0402_50V7K
12 P
R4
499K
_0402_1% 1
2
PR9100K_0402_5%
<BOM Structure>
1 2
PL2HCB2012KF-121T50_0805
1 2
PC
51000P
_0402_50V
7K
12
PR14100_0402_5%
12
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
DL_CHG
AC
P
AC
N
LX_CHG
PACIN
CHGEN#
REGNVADJ
BA
TT
ACDET
ACSET
IAD
AP
T
VIN
_1
CHGEN#
FSTCHG#
DH_CHG
ACDET
VIN_1
PACIN
ACOFF#
ACOFF#
ACSET
BST_CHG
PACIN_1 38
IREF 32
VCTRL32
ADP_I32
BAT_ID 36
AC_SET32
SUSP#26,32,35,39
ACIN 32
STD_ADP 32
FSTCHG32
ACOFF 32
VIN
P4
BATT
VIN
VIN
BATT
B+
VIN
CHG_B+
CHG_B+
P2
VIN
+3VL
BQ24740VREF
1.24VREF
BQ24740VREF
+3VL
+3VL
+3VL
1.24VREF
VIN
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4481P 0.1
Charger
37 46Wednesday, February 18, 2009
2007/05/29 2008/05/29Compal Electronics, Inc.
Charge Detector
PC112
1U_0603_6.3V6M
1 2
PU102ALM393DG_SO8
+3
-2
O1
P8
G4
PC
103
4.7
U_0805_25V
6-K
12
PR1420_0402_5%
1 2
PC
128
4.7
U_0805_25V
6-K
12
PC
113
4.7
U_0805_25V
6-K
12
G
D
S
PQ113SSM3K7002FU_SC70-3
2
13
G
D
S
PQ111SSM3K7002FU_SC70-3
2
13
PR
138
100K
_0402_1%
12
PR119
47K_0402_5%
12
PQ104DTA144EUA_SC70-3
2
13
PR
106
200K
_0402_5%
12
PR117100K_0402_5%
1 2
PC1180.1U_0402_10V7K
1 2
PC
114
4.7
U_0805_25V
6-K
12
PR12547_1206_5%
12
PC
116
4.7
U_0805_25V
6-K
12
PC119
1U_0603_10V6K
12
PQ101
AO4433
365
78
2
4
1
PR1302.15K_0402_1%
1 2
PC
101
47P
_0402_50V
8J
12
PR109150K_0402_5%
12
PU104
LMV431ACM5X_SOT23-5
NC2
REF4
NC1
CATHODE3
ANODE5
PR135
10K_0603_0.1%
12
PR115100K_0402_1%
12
PR
132
100K
_0402_5%
12
PC102
1U_0603_6.3V6M
1 2
PR113143K_0402_1%
12
PC1250.1U_0603_25V7K
12
PR1040_0402_5%
1 2
PR121200K_0402_1%
12
G
D
S
PQ107SSM3K7002FU_SC70-3
2
13
PR13660.4K_0402_1%
<BOM Structure>1 2
PC
124
0.1
U_0603_25V
7K
12
PQ106DTC115EUA_SC70-3
2
13
PR1120.015_1206_1%
1 2
PQ102
AO4433 1P SO8
3 65
78
2
4
1
PR10747K_0402_1%
1 2
PD102
1SS355_SOD323-2
<BOM Structure>
12
PC135@470P_0603_50V8J1
2
PC
108
0.1
U_0603_25V
7K
12
PC
121
100P
_0402_50V
8J 1
2
PL101HCB2012KF-121T50_0805
1 2
PC1230.1U_0402_10V7K
12
PR10147K_0402_5%
1 2
PQ103
AO4433
3 65
78
2
4
1
PC
104
4.7
U_0805_25V
6-K
12
PL10210U_LF919AS-100M-P3_4.5A_20%
1 2
PR10347K_0402_5%
1 2
PR122681K_0402_1%
1 2
PR126100K_0402_1%
12
PC
120
0.2
2U
_0603_10V
7K 1
2
PC127
22P_0402_50V8J
12
PC1101U_0805_25V6K
1 2
PC
106
0.4
7U
_0603_16V
7K
<B
OM
Str
uctu
re>
12
PD101
1SS355_SOD323-2
<BOM Structure>
1 2 PR114@0_0402_5%
1 2
G
D
S
PQ112SSM3K7002FU_SC70-3
2
13
PR11810K_0402_5%
1 2
PR1241K_0402_5%
1 2
PQ105DTC115EUA_SC70-3
2
13
[email protected]_1206_5%
12
PD104
1SS355_SOD323-2
12
BQ24740RHDR_QFN28_5X5PU101
AC
P3
LP
MD
4
CH
GE
N1
AC
N2
AC
DE
T5
AC
SE
T6
IADSLP8
SR
P19
BA
T17
IAD
AP
T15
PGND22
SR
SE
T16
ISYNSET14
VADJ12
VDAC11
LP
RE
F7
VREF10
DP
MD
ET
21
LODRV23
CE
LLS
20
SR
N18
AGND9
REGN24
EXTPWR13
PH25
HIDRV26
BTST27
PVCC28
TP29
PC1171U_0603_10V6K
12
PR1231M_0402_5%
1 2
PR13410K_0402_5%
12
PR10510K_0402_5%
12
PQ110
S TR AO4468 1N SO8
365 7 8
2
4
1
PR10810_1206_5%
1 2
PR1100_0402_5%
1 2
[email protected]_0402_16V7K
12
PR127
10K_0402_1%
12
PQ108
AO4466_SO8
365 7 8
2
4
1
PC1260.047U_0402_16V7K
12
PU102B
LM393DG_SO8
+5
-6
O7
P8
G4
G
D
S
PQ109
SSM3K7002FU_SC70-32
13
PR
128
10K
_0402_5%
12
PR140100K_0402_5%
<BOM Structure>
12
PR11615K_0402_1%
12
PC
105
4.7
U_0805_25V
6-K
12
PR1113K_0402_1%
1 2
PD103RLZ4.3B_LL34
12
PC
115
4.7
U_0805_25V
6-K
12
PR13720K_0402_1%
1 2
PR120
133K_0402_1%
12
PR
129
10K
_0402_1%
12
PR102
0.012_2512_1%
1
3
4
2
PR13310K_0603_0.1%
12
PR1390_0402_5%
1 2
PR131133K_0402_1%
12
PC111
0.1U_0402_10V7K
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
LG_5V
EN
TR
IP1
BST_5V
LX_5V
LG_3V
LX_3V
UG_3V
EN
TR
IP2
UG
1_
3V
UG_5V
BST_3V
EN
TR
IP2
EN
TR
IP1
EC_ON 32
R_EC_RSMRST# 22
PACIN_137
EN036
B++
+5VALWP
VL
+3VALWP
B++
B++
2VREF_51125
B+
+3VL+3VLP
+3VLP
2VREF_51125
VL
+5VALWP
+3VALW
+5VALW
+3VALWP +5VLVL
B++
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4481P 0.1
3.3VALWP/5VALWP
Custom
38 46Wednesday, February 18, 2009
2007/08/02 2008/08/02Compal Electronics, Inc.
(4.5A,180mils ,Via NO.= 9)
(3A,120mils ,Via NO.= 6)
PR30420K_0402_1%
1 2
PL3034.7UH_PCMC063T-4R7MN_5.5A_20%
1 2
G
D
S
PQ305SSM3K7002FU_SC70-3
2
13
PC3120.1U_0603_25V7K
12
PR314100K_0402_5%
12
PC
31
4@
68
0P
_0
60
3_
50
V8
J
12
PR
31
6@
4.7
_1
20
6_
5%
12
PL301HCB2012KF-121T50_0805
1 2
PC
30
12
20
0P
_0
40
2_
50
V7
K
12
PC
31
5@
68
0P
_0
60
3_
50
V8
J
12
PC
31
60
.1U
_0
40
2_
25
V6
12
PR305115K_0402_1%
1 2
PR311191K_0402_1%
12
PR30113.7K_0402_1%
1 2
+PC309
15
0U
6.3
V B
2 R
45
M
1
2
G
D
S
PQ308@SSM3K7002FU_SC70-3
2
13
PJP302
PAD-OPEN 4x4m
1 2
PR30690.9K_0402_1%
1 2
PU301RT8205AGQW WQFN 24P
VR
EF
3
TO
NS
EL
4
EN
TR
IP1
1
VF
B1
2
VF
B2
5
EN
TR
IP2
6
VREG38
DRVL119
VR
EG
51
7
GN
D1
5
VBST122
VIN
16
SK
IPS
EL
14
DRVL212
LL211
VO27
DRVH210
DRVH121
PGOOD23
LL120
VC
LK
18
VBST29
VO124
EN
01
3
P PAD25
PC
30
51
0U
_1
20
6_
25
V6
M
12
PC3080.1U_0402_10V7K
1 2
PR30320K_0402_1%
1 2
PR307
0_0402_5%1 2
PQ301S TR AON7408L 1N DFN
35
2
4
1
PQ304
S TR AON7702L 1N DFN
35
2
4
1
PR
31
5@
4.7
_1
20
6_
5%
12
PQ302
S TR AON7408L 1N DFN
35
2
4
1
PR317
0_0402_5%
1 2
PR3100_0402_5%
1 2
PC3180.047U_0603_16V7K
12
PJP301
PAD-OPEN 2x2m
2 1
PR3090_0402_5%
1 2
PJP304
PAD-OPEN 2x2m
2 1G
D
S
PQ307SSM3K7002FU_SC70-3
2
13
PC3070.1U_0402_10V7K
1 2
+ PC310150U 6.3V B2 R45M
1
2
PR3121M_0402_5%
<BOM Structure>1 2
PR30230.9K_0402_1%
1 2
PC30610U_0805_6.3V6M
12
PL3024.7UH_SIQB74B-4R7PF_4A_20%
12
PQ303S TR AON7406L
35
2
4
1
PC31110U_0805_10V6K
12
PR318604K_0402_1%
<BOM Structure>
1 2
PR313100K_0402_5%
1 2PJP303
PAD-OPEN 4x4m
1 2
PR3082.2_0402_5%
1 2
G
D
S
PQ306SSM3K7002FU_SC70-3
2
13
PC3020.22U_0603_10V7K
12
PC
30
42
20
0P
_0
40
2_
50
V7
K
12P
C3
03
4.7
U_
08
05
_2
5V
6-K1
2
PC
31
3
0.1
U_
04
02
_2
5V
6
12
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
BST_1.5V
+1.5VSP
LG_1.5V
UG1_1.5V
LG_1.05V
LX_1.5V
+1.05V_VCCP
UG1_1.05V UG_1.5V
BST_1.05V
LX_1.05V
UG_1.05V
SUSP#26,32,35,37SUSP# 26,32,35,37
B+++
+1.5VSP
B+
+1.05V_VCCP
+5VALW
B+++
+VCCP+1.05V_VCCP
+1.5VS+1.5VSP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina Consumer Discrete 0.1
1.5VP/1.05V_VCCP
39 46Wednesday, February 18, 2009
2007/05/29 2008/05/29Compal Electronics, Inc.
(7A,280mils ,Via NO.=14)
(6A,240mils ,Via NO.= 12)
PR5130_0402_5%
12
PR5119.53K_0402_1%
12
PC518820P_0603_50V7K
12
PQ504
IRF8707TRPBF_SO8
<BOM Structure>
4
78 6 5
1 2 3
PR5080_0402_5%12
PR516
@4.7_1206_5%
12
PC5141U_0603_10V6K
12
PQ502
AO4466_SO8
36 578
2
4
1
PC
503
4.7
U_0805_25V
6-K
12
PC
501
4.7
U_0805_25V
6-K
12
PR50275K_0402_1%
1 2
PR50410.2K_0603_0.1%
1 2
PC
516
4.7
U_0805_25V
6-K
12
PR5090_0402_5%
12
PR5060_0402_5%
12
PR5143.3_0402_5%
1 2
PC5060.1U_0402_10V7K
12
PR51015.8K_0402_1%
1 2
PR5070_0402_5%
12
[email protected]_0402_16V7K
12
PQ501
AO4466_SO8
365 7 8
2
4
1
PC5094.7U_0805_6.3V6K
12
PU501
TPS51124RGER_QFN24_4x4
GN
D3
TO
NS
EL
4
VO
11
VF
B1
2
VF
B2
5
VO
26
EN28
DR VL1 19
TR
IP1
17
V5F
ILT
15
VBST1 22
V5IN
16
TR
IP2
14
DR VL212
LL211
PGOOD27
DR VH210 DR VH1 21
EN1 23
LL1 20
PG
ND
118
VBST29
PGOOD1 24
PG
ND
213
P PAD25
[email protected]_0402_16V7K
12
PL5032.2UH_PCMC063T-2R2MN_8A_20%
12
PC
504
@4.7
U_0805_25V
6-K
12
PR515
4.7_1206_5%
12
PR5050_0402_5%
12
+
PC
508
220U
_B
2
1
2
PR5120_0402_5%
1 2
PL502HCB2012KF-121T50_0805
12
PR50310.2K_0603_0.1%
1 2
PC5154.7U_0805_10V6K
12
PC507
0.1U_0402_10V7K
1 2
PC
520
0.1
U_0402_25V
6
12
PC519@680P_0603_50V7K
12
PC
521
0.1
U_0402_25V
6
12
+
PC
517
220U
2.5
V B
2
<B
OM
Str
uctu
re>
1
2
PL5013.3UH 30% MSCDRI-7030AB-3R3N 4.1A
1 2
PC
505
2200P
_0402_50V
7K
12
PR50129.4K_0402_1%
1 2
PJP501
PAD-OPEN 4x4m
1 2
PQ503
AO4468_SO8
4
7 865
123
PC5104.7U_0805_6.3V6K
12
PJP502
PAD-OPEN 4x4m
1 2
PC
502
2200P
_0402_50V
7K
12
A
A
B
B
C
C
D
D
1 1
2 2
3 3
4 4
DH_1.8V
DL_1.8V
1.8V_B+
DH
1_1.8
V
+5VALW
LX_1.8V
BST1_1.8VBST_1.8V
SYSON26,32,35
+1.8V+1.8VP
+1.8VP
+1.8VP
+5VALW
+1.8VP
B+
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina Consumer Discrete 0.1
+1.8VP
40 46Wednesday, February 18, 2009
2007/05/29 2008/05/29Compal Electronics, Inc.
(7A,280mils ,Via NO.=14)
PQ402
S TR AON7702L
35
2
4
1
PQ401
S TR AON7408L 1N DFN
35
2
4
1
PR405
0_0402_5%
12
PR408
14.3K_0603_0.1%
1 2
PC4154.7U_0805_10V6K
12
PC
403
4.7
U_0805_25V
6-K
12
PC4020.1U_0402_10V7K
1 2
PR4074.7_1206_5%
12
PL401
HCB1608KF-121T30_0603
1 2
PC
407
4.7
U_0805_6.3
V6K
12
PC
410
220P
_0603_50V
8J
12
PR411
0_0402_5%
1 2
PJP401
PAD-OPEN 4x4m
1 2
PC406@680P_0402_50V7K
12
PR404255K_0402_1%
1 2
PC
414
0.1
U_0402_25V
6
12
PU401
TPS51117RGYR_QFN14_3.5x3.5
VOUT3
V5FILT4
EN
_P
SV
1
TON2
VFB5
PGOOD6 DRVL 9
DRVH 13
LL 12
GN
D7
PG
ND
8
TRIP 11
V5DRV 10
VB
ST
14
TP
15
PC412180P_0402_50V8J
12
PC
404
4.7
U_0805_25V
6-K
12
PR4010_0402_5%
1 2
PR4020_0402_5%
1 2
PL4022.2UH_PCMC063T-2R2MN_8A_20%
1 2
PR40910K_0603_0.1%
12
+
PC
408
220U
_2.5
V _
B21
2
PC
405
2200P
_0402_50V
7K
12
PC4091U_0603_10V6K
12
PC401@1000P_0402_50V7K
12
PR403316_0402_1%
12
PR40610K_0402_1%
1 2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SUSP35
SYSON#35
+5VALW
+0.9VP
+1.8V
+0.9VP +0.9V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina Consumer Discrete 0.1
0.9VP
41 46Wednesday, February 18, 2009
2006/11/23 2007/11/23Compal Electronics, Inc.
(2A,80mils ,Via NO.= 4)
[email protected]_0402_16V7K
12
PC60510U_0805_6.3V6M
12
PC6031U_0603_16V6K
12
PU601
S IC RT9173DPSP SO 8P
VOUT4
NC5
GND2
VREF3
VIN1
VCNTL6
NC7
NC8
TP9
PC
602
@10U
_0805_10V
4Z
12
PR6040_0402_5%
1 2
PC
604
0.1
U_0402_16V
7K
12
PR602@0_0402_5%
1 2
PC601
10U_0805_10V4Z
12
PR603
1K_0402_1%
12
PR601
1K_0402_1%
12
PJP601
PAD-OPEN 3x3m
1 2
G
D
S
PQ601SSM3K7002FU_SC70-3
2
13
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
UGATE_CPU2-2
VSUM
VSUM
BOOT_CPU1
UGATE_CPU1-1
LGATE_CPU1
BOOT_CPU2
LGATE_CPU2
UGATE_CPU2-1
PHASE_CPU2
VR_TT#
VCC_PRM
ISEN1VCC_PRM
VCC_PRM
PHASE_CPU1
ISEN1ISEN2
VSUM
ISEN2
UGATE_CPU1-2
PSI#
CP
U_
VID
5 7
CP
U_
VID
3 7
CP
U_
VID
4 7
CP
U_
VID
6 7
CP
U_
VID
0 7
CP
U_
VID
1 7
CP
U_
VID
2 7
CLK_ENABLE#17
H_DPRSTP#7,9,21
DPRSLPVR9,22
VR
_O
N 32
VSSSENSE7
VCCSENSE7
H_PSI#7
VGATE17,22
+3VS
+3VS
CPU_B+
+5VS
+VCC_CORE
+5VS
B+
CPU_B+
CPU_B+
Title
Size Document Number Rev
Date: Sheet of
0.1
+CPU_CORE
Custom
42 46Wednesday, February 18, 2009
Compal Electronics, Inc.
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
PC224 2200P_0402_50V7K
1 2
PQ206
TPCA8036-H 1N SOP-ADV
35
2
4
1
+
PC
20
41
00
U_
25
V_
M
1
2
PL203
0.36UH +-20% PCMC104T-R36MN1R17
12
PR228 13K_0402_1%
1 2
PC
21
41
00
0P
_0
40
2_
50
V7
K
1
2 PC
23
54
.7U
_0
80
5_
25
V6
-K
12
PR240 1K_0402_1%
1 2
PC223
0.22U_0603_10V7K
1 2
PC
20
8@
10
00
P_
04
02
_5
0V
7K
12
PC227330P_0603_50V8
12
PC
24
0@
22
00
P_
04
02
_5
0V
7K
12
PC2310.22U_0603_10V7K
12
PR
21
10
_0
40
2_
5%1
2
PR224@0_0603_5%
1 2
PC
23
71
00
0P
_0
40
2_
50
V7
K
12
PR2272.2_0603_5%
1 2
PQ204
IRF8714TRPBF 1N SO8
365 7 8
2
4
1
PR226 13K_0402_1%
1 2
PC2150.022U_0603_25V7K
1 2
PC229 180P_0402_50V8J
1 2
PR
24
5@
4.7
_1
20
6_
5%
12
PR
23
71
K_
04
02
_1
%1
2
PC
20
72
20
0P
_0
40
2_
50
V7
K
12
PC230 0.1U_0402_16V7K
1 2
PC
23
34
.7U
_0
80
5_
25
V6
-K
12
PC
24
3@
47
P_
04
02
_5
0V
8J
12
PC
20
64
.7U
_0
80
5_
25
V6
-K
12
PR202
1_0603_5%
12
PR
24
2
11
K_
04
02
_1
%
12
PC2281000P_0603_50V7K
12
PR206 0_0402_5%
1 2
PR
24
1
2.6
1K
_0
40
2_
1%
12
PR23910_0603_5%
1 2
PR2231_0402_5%
12
PC
23
44
.7U
_0
80
5_
25
V6
-K
12
PR221@0_0402_5%
1 2
PC218 1000P_0402_50V7K
1 2
PC211
0.22U_0603_10V7K
1 2
PR
20
50
_0
40
2_
5%1
2
PC
21
34
.7U
_0
80
5_
25
V6
-K 12
PR233 @0_0603_5%
1 2PR235 97.6K_0402_1%
1 2
PR
21
82
.2_
12
06
_5
%
12
PC220
270P_0402_50V7K
12
+
PC
23
9@
10
0U
_2
5V
_M
1
2
PH20110KB_0603_5%_ERTJ1VR103J
12
PR215
@499_0402_1%
12
PC
20
11
U_
06
03
_6
.3V
6M
12
PR
23
03
.65
K_
08
05
_1
% 12
PR
21
00
_0
40
2_
5%
12
PC2170.22U_0603_10V7K
1 2
PQ201
IRF8714TRPBF 1N SO8
365 7 8
2
4
1
PR204 0_0402_5%
1 2
PQ203
TPCA8036-H 1N SOP-ADV
35
2
4
1
PR
20
70
_0
40
2_
5%1
2
PR201 499_0402_1%
1 2
PC
21
96
80
P_
06
03
_5
0V
7K
12
PR222 147K_0402_1%
1 2
PC
24
24
70
P_
04
02
_5
0V
7K
12
PR234 1_0603_5%
1 2
PR
23
11
0K
_0
40
2_
1%
12
PC2090.22U_0603_10V7K
1 2
PR2142.2_0603_5%
1 2
PR2170_0603_5%1 2
PL201SMB3025500YA_2P
12
PC
23
64
.7U
_0
80
5_
25
V6
-K
12
PR225
0_0603_5%1 2
PC
20
54
.7U
_0
80
5_
25
V6
-K
12
PC232 0.22U_0402_6.3V6K
12
PR232
1_0402_5%
12
PC2032.2U_0603_6.3V6K
12
PR247
0_0402_5%
12
PR
21
6
1.9
1K
_0
40
2_
1%
12
S IC ISL6266AHRZ-T QFN 48P PWM
PU201
PGOOD1
PSI#2
PMON3
RBIAS4
VR_TT#5
NTC6
SOFT7
OCSET8
VW9
COMP10
FB11
FB212
VD
IFF
13
VS
EN
14
RT
N15
DR
OO
P16
DF
B17
VO
18
VS
UM
19
VIN
20
GN
D21
VD
D22
ISE
N2
23
ISE
N1
24
NC25
BOOT226
UGATE227
PHASE228
PGND229
LGATE230
PVCC31
LGATE132
PGND133
PHASE134
UGATE135
BOOT136V
ID0
37
VID
138
VID
239
VID
340
VID
441
VID
542
VID
643
VR
_O
N44
DP
RS
LP
VR
45
DP
RS
TP
#46
CLK
_E
N#
47
3V
348
GN
D49
PR
22
01
0K
_0
40
2_
1%
12
PR203 0_0402_5%
1 2
PC
24
44
7P
_0
40
2_
50
V8
J
<B
OM
Str
uctu
re>
12
PR
20
80
_0
40
2_
5%
12
PR
21
93
.65
K_
08
05
_1
%
12
PC
24
12
20
0P
_0
40
2_
50
V7
K
12
PC2020.022U_0402_16V7K
12
PR
21
30
_0
40
2_
5%1
2
PR
21
20
_0
40
2_
5%1
2
PC2161000P_0402_50V7K1 2
PR
20
90
_0
40
2_
5%
12
PC2211U_0402_6.3V6K
12
PR
22
92
.2_
12
06
_5
%
12
PL2020.36UH +-20% PCMC104T-R36MN1R17
12
PC2250.1U_0603_25V7K
12
PR
24
6@
4.7
_1
20
6_
5%
12
PR238
100_0402_1%
1 2
PR244 3.57K_0402_1%
1 2
PC222 100P_0402_50V8J
1 2
PC
24
54
7P
_0
40
2_
50
V8
J
<B
OM
Str
uctu
re>
12
PC
23
82
20
0P
_0
40
2_
50
V7
K
12
PR243 1K_0402_1%
1 2
PC
21
06
80
P_
06
03
_5
0V
7K
12
PC
21
24
.7U
_0
80
5_
25
V6
-K 12
PC226 330P_0603_50V8
1 2
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-4111P 0.1
Power Changed-List History-1
Custom
43 46Wednesday, February 18, 2009
2007/08/02 2008/08/02Compal Electronics, Inc.
Version Change List ( P. I. R. List ) for Power CircuitVersion Change List ( P. I. R. List ) for Power CircuitVersion Change List ( P. I. R. List ) for Power CircuitVersion Change List ( P. I. R. List ) for Power Circuit
Page#Page#Page#Page# TitleTitleTitleTitle Rev.Rev.Rev.Rev.Issue DescriptionIssue DescriptionIssue DescriptionIssue DescriptionItemItemItemItem RequestRequestRequestRequest
OwnerOwnerOwnerOwnerDateDateDateDate Solution DescriptionSolution DescriptionSolution DescriptionSolution Description
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
PIR
44 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
Item (Reason for change)Fixed Issue PAGE Modify List Date12345678910111213141516171819202122232425262728
Phase17171717CardReader clock issueCardReader clock issueCardReader clock issueCardReader clock issue Using USB_0 for CLK_48M_CRUsing USB_0 for CLK_48M_CRUsing USB_0 for CLK_48M_CRUsing USB_0 for CLK_48M_CR 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-1Debug Card issueDebug Card issueDebug Card issueDebug Card issue 26262626SMT issueSMT issueSMT issueSMT issueSW2 is for DB1 debugSW2 is for DB1 debugSW2 is for DB1 debugSW2 is for DB1 debug 2929292933333333Connect PLT_RST# to JP7.A17Connect PLT_RST# to JP7.A17Connect PLT_RST# to JP7.A17Connect PLT_RST# to JP7.A17Change IR1 to SCR00000E00Change IR1 to SCR00000E00Change IR1 to SCR00000E00Change IR1 to SCR00000E00Delete SW2Delete SW2Delete SW2Delete SW2 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-12008/10/082008/10/082008/10/082008/10/082008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-1SI-1SI-1SI-1SI-1Change Cap board power rail to +3VLChange Cap board power rail to +3VLChange Cap board power rail to +3VLChange Cap board power rail to +3VL33333333Cap board issueCap board issueCap board issueCap board issue 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-129292929Add Audio boardAdd Audio boardAdd Audio boardAdd Audio board Add JAUDIO for audio boardAdd JAUDIO for audio boardAdd JAUDIO for audio boardAdd JAUDIO for audio board 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-113131313Support GM47Support GM47Support GM47Support GM47 Add C1503 for GM47Add C1503 for GM47Add C1503 for GM47Add C1503 for GM47 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-16666Change FAN control circuit to voltage controlChange FAN control circuit to voltage controlChange FAN control circuit to voltage controlChange FAN control circuit to voltage control 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-1Add U51,D63Add U51,D63Add U51,D63Add U51,D6321212121Delete HDA SSCDelete HDA SSCDelete HDA SSCDelete HDA SSC Remove U8 for layout spacingRemove U8 for layout spacingRemove U8 for layout spacingRemove U8 for layout spacing 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-126262626For PR mini card connectorFor PR mini card connectorFor PR mini card connectorFor PR mini card connector Add R1225 -- R1236Add R1225 -- R1236Add R1225 -- R1236Add R1225 -- R1236 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-127272727PA/PR CardReader LEDPA/PR CardReader LEDPA/PR CardReader LEDPA/PR CardReader LED D54 for PA, D64 for PRD54 for PA, D64 for PRD54 for PA, D64 for PRD54 for PA, D64 for PR 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-128282828EMI requestEMI requestEMI requestEMI request Change R1132 to beadChange R1132 to beadChange R1132 to beadChange R1132 to bead 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-129292929Use audio boardUse audio boardUse audio boardUse audio board Add audio board connector, change MIC to 2pin and add SPK connectorAdd audio board connector, change MIC to 2pin and add SPK connectorAdd audio board connector, change MIC to 2pin and add SPK connectorAdd audio board connector, change MIC to 2pin and add SPK connector 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-130303030Change JFPR to 6 pin connectorChange JFPR to 6 pin connectorChange JFPR to 6 pin connectorChange JFPR to 6 pin connector Add Q109, C1518, R1210Add Q109, C1518, R1210Add Q109, C1518, R1210Add Q109, C1518, R1210 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-135353535EMI requestEMI requestEMI requestEMI request Add C1512 -- C1517Add C1512 -- C1517Add C1512 -- C1517Add C1512 -- C1517 2008/10/082008/10/082008/10/082008/10/08 SI-1SI-1SI-1SI-1SI-RSI-RSI-RSI-R2008/11/212008/11/212008/11/212008/11/2130303030Change JFPR to 4 pin connectorChange JFPR to 4 pin connectorChange JFPR to 4 pin connectorChange JFPR to 4 pin connector Delete Q109, C1518, R1210Delete Q109, C1518, R1210Delete Q109, C1518, R1210Delete Q109, C1518, R121026262626Delete resistor for Debug cardDelete resistor for Debug cardDelete resistor for Debug cardDelete resistor for Debug card Delete R1220-R1224Delete R1220-R1224Delete R1220-R1224Delete R1220-R1224 2008/11/212008/11/212008/11/212008/11/21 SI-RSI-RSI-RSI-R35353535 Delete C1516,C1517 and connect to GNDDelete C1516,C1517 and connect to GNDDelete C1516,C1517 and connect to GNDDelete C1516,C1517 and connect to GNDEMI requestEMI requestEMI requestEMI request 2008/11/212008/11/212008/11/212008/11/21 SI-RSI-RSI-RSI-R19191919For Intel DPSTFor Intel DPSTFor Intel DPSTFor Intel DPST Add R1237,R1238Add R1237,R1238Add R1237,R1238Add R1237,R1238 2008/11/252008/11/252008/11/252008/11/25 SI-RSI-RSI-RSI-R2008/12/182008/12/182008/12/182008/12/18 PV-1PV-1PV-1PV-1EMI and WWAN requestEMI and WWAN requestEMI and WWAN requestEMI and WWAN request 17171717 Install C217, C218, C219, C435, C312, C316, C66, C67, C1478, C1479, C1480, C1481, D58, C1516, R1239, C327Install C217, C218, C219, C435, C312, C316, C66, C67, C1478, C1479, C1480, C1481, D58, C1516, R1239, C327Install C217, C218, C219, C435, C312, C316, C66, C67, C1478, C1479, C1480, C1481, D58, C1516, R1239, C327Install C217, C218, C219, C435, C312, C316, C66, C67, C1478, C1479, C1480, C1481, D58, C1516, R1239, C3272121212128282828Audio board connectorAudio board connectorAudio board connectorAudio board connector 29292929 Change pin defineChange pin defineChange pin defineChange pin define34343434ST and Parade level shiftST and Parade level shiftST and Parade level shiftST and Parade level shift Add R for ParadeAdd R for ParadeAdd R for ParadeAdd R for Parade 2008/12/182008/12/182008/12/182008/12/182008/12/182008/12/182008/12/182008/12/18 PV-1PV-1PV-1PV-1PV-1PV-1PV-1PV-12008/1/192008/1/192008/1/192008/1/19 MV-1MV-1MV-1MV-133333333ESD requestESD requestESD requestESD request Add C1518,D65,D66,D67Add C1518,D65,D66,D67Add C1518,D65,D66,D67Add C1518,D65,D66,D67ESD/ EMI requestESD/ EMI requestESD/ EMI requestESD/ EMI request 17171717 C217-C219, D5-D7, D45-D47, D20, C792-C815 no stuffC217-C219, D5-D7, D45-D47, D20, C792-C815 no stuffC217-C219, D5-D7, D45-D47, D20, C792-C815 no stuffC217-C219, D5-D7, D45-D47, D20, C792-C815 no stuff1818181830303030 2525252532323232 C1446, C1447 change to 0805 sizeC1446, C1447 change to 0805 sizeC1446, C1447 change to 0805 sizeC1446, C1447 change to 0805 size29292929AUDIO issueAUDIO issueAUDIO issueAUDIO issuePC Beep issuePC Beep issuePC Beep issuePC Beep issue 28282828 change to analog GND and add separate diodechange to analog GND and add separate diodechange to analog GND and add separate diodechange to analog GND and add separate diode 2008/2/132008/2/132008/2/132008/2/13 MV-1MV-1MV-1MV-12008/2/132008/2/132008/2/132008/2/13 MV-1MV-1MV-1MV-12008/2/132008/2/132008/2/132008/2/13 MV-1MV-1MV-1MV-1
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
PIR 2
45 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
Item (Reason for change)Fixed Issue PAGE Modify List Date29303132333435363738394041424344454647484950515253545556
Phase
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
Montevina UMA 0.1
HW PIR 3
46 46Wednesday, February 18, 2009
2007/08/28 2006/07/26Compal Electronics, Inc.
Item (Reason for change)Fixed Issue PAGE Modify List Date57585960616263646566676869707172737475767778798081828384
Phase