Date post: | 28-Nov-2014 |
Category: |
Documents |
Upload: | deddy-suyanto |
View: | 1,665 times |
Download: | 1 times |
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Cover Page
A4
1 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Cover Page
A4
1 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Cover Page
A4
1 95Monday, March 08, 2010
<Core Design>
RS880M + SB820M
2010-03-08
REV : A00
Berry Discrete/UMA Schematics Document
AMD Danube CPU S1g4
DY : Nopop Component
AMD GPU Madison-LP/M96-LP M2
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Block Diagram
2 95Thursday, March 04, 2010
<Core Design>
A3
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Block Diagram
2 95Thursday, March 04, 2010
<Core Design>
A3
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Block Diagram
2 95Thursday, March 04, 2010
<Core Design>
A3
EMC2102
KBC
ThermalInt.
KB
LPC Bus
2MB
Flash ROM
DDRIII
800/1066/1333
DDRIII
800/1066/1333
DIMM1
DIMM2
Berry DG15 Discrete/UMA Block Diagram
SPI
8,9,10,11
12,13,14,15
19
18
37
62 68 25
20,21,22,23,24
Touch
PAD68
Project code :91.4HH01.001
PCB P/N :
Revision :X-Build
A-LINK
2
2
28,
3
3
3
73
Bluetooth ConnUSB 2.0 x 1
Camera Conn54
USB 2.0 x 1USB 2.0
WLAN&WWAN
MiniCard x 2PCIE x 2& USB 2.0 x 2
ODD
SATA
59 59
SATA
HDD
Realtek
RTS5159
CardReader
SD/SDIO/MMC
MS/MS Pro/xD
USB2.0
Azalia
CODEC AZALIA
&
OP AMP
30
2CH SPEAKER
MIC IN
HP1
Internal Analog MIC
3
IDT 92HD79B1
39
Fan58
AMD Champlain
CPU S1G4
CPU I/F
LVDS, CRT I/F
INTEGRATED GRAHPICS
AMD RS880M
North Bridge
DDR III 1333
HyperTransport
16X16IN
OUT
AMD SB820M
14 USB 2.0 ports
ETHERNET (10/100/1000Mb)
2 PCIE GPP
South Bridge
High Definition Audio
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
4X4
+CPU_VDDR
+PWR_SRC
+PWR_SRC
AMD SB820M S5 POWER
INPUTS OUTPUTS
RT9025
48
+1.1V_ALW
49
+1.5V_SUS
OUTPUTS
RT8207
+3.3V_RTC_LDO
+5V_ALW
+3.3V_ALW
+PWR_SRC
INPUTS
SYSTEM DC/DCRT8205B
CPU CORE
INPUTS
+VCC_CORE
+VDDNB
OUTPUTS
ISL6265AHRTZ-T-GP
46
47
INPUTS
OUTPUTS
OUTPUTS
BQ24745
48
CHARGER
INPUTS
45
+VCHGR+PWR_SRC
+DC_IN_SS
INPUTS OUTPUTS
RT8209
+NB_VDDC
50
AMD RS880M CORE
INPUTS
DDR III SUS&VTT
OUTPUTS
49
INPUTS
DDR III SUS&VTT
OUTPUTS
+0.75V_DDR_VTT
89RT8208B
INPUTS
AMD GPU CORE
OUTPUTS
+VGA_CORE+PWR_SRC
L4: Signal
L3: Signal
L2: VCC
L6: Bottom
L1: Top
L5: GND
PCB LAYER
6 SATA ports
HDMI(Share PCIe x 4)HDMI57
85,86,87,88
80,81,82,83
CRT
LCD Conn
RGB CRT
DDR3
800MHz
64Mx16bx8 (1GB)
VRAM
4
54
M96-M2 LPPCIe x 16
76
10/100 NICRealtek RTL8103T
PCIE x 1
USB x 1
RJ45
CONN
USB 2.0 x 1
I/O Board
Connector
NPCE781BA0DXNUVOTON
E-SATA/USB
COMBOSATA x 1
USB2.0 x 2USB x 2 C
RT Board
Connector
LVDS(Dual Channel)
AMD Graphic
35W Max
(LVDS & Camera Conn.)
Card ReaderConnector
77
78
RT8207
+PWR_SRC
CPU VDDRRT9025
+PWR_SRC
+1.5V_SUSSIDE-PORTVRAM
64Mx16bx1 (1GB)14
DDR III 1333
(LVDS & Camera Conn.)
+3.3V_ALW
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Block Diagram
A3
3 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Block Diagram
A3
3 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Block Diagram
A3
3 95Thursday, March 04, 2010
<Core Design>
+VCC_CORE
Charger
+VCHGR
Adapter
Battery
RT8205B
Regulator LDO Switch
+5V_ALW
AO4468
+5V_RUN
UP7534
+5V_USB1
UP7534
+5V_USB2
+3.3V_ALW
+VDDNB(CPU)
PA102FMG
+3.3V_LAN
AO4468
+3.3V_RUN
RTS5159
+3.3V_RUN_CARD
G5285T11U
+LCDVDD
Power Block Diagram
+PWR_SRC
Power Shape
RESISTER
AO4468
+AVDD
+1.5V_RUN
AO4407A
+1.5V_SUS+VGA_CORE
RESISTER
+PVDD
RT9013-25PB
+2.5V_RUN
RTL8103T
+1.2V_LOM
+3.3V_RTC_LDO
APL5930
+1.8V_RUN
APL5930
+1.8V_RUN_VGA
VDDR(CPU)
+1.1V_RUN
ISL6265AHRTZ RT8209EGQW RT8207
RT9025
RT8208B
BQ24745
SI2301BDS
+3.3V_RUN_VGA
AO4468 APL5930
+1.5V_RUN_VGA +1.0V_RUN_VGA
RT9025
+1.1V_ALW
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SMBUS BLOCK DIAGRAM
A2
4 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SMBUS BLOCK DIAGRAM
A2
4 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SMBUS BLOCK DIAGRAM
A2
4 95Thursday, March 04, 2010
<Core Design>
BQ24745RHDR
SCL
SDA
THERM_SCL
THERM_SDA
SRN10KJ-5-GP
SRN4K7J-8-GP
SRN100J-3-GP
SRN4K7J-8-GP
+3.3V_ALW
SRN4K7J-8-GP
TPDATA
TPCLK
+5V_RUN
+3.3V_RUN
TouchPad Conn.TPDATA
TPCLKPSCLK1
PSDAT1
SB820M SMBus Block Diagram
SB820M
SCL1
SDA1
GPIO62/SDA2
GPIO61/SCL2
KBCNPCE781
CLK_SMB
ThermalSCL
SDA
+3.3V_RUN
DAT_SMB
KBC_SCL1
KBC_SDA1
SB_SMBCLK
SB_SMBDATA
WWAN
MINI CARDSB_SMBCLK
SB_SMBDATA
TPDATA
TPCLK
SCL1
SDA1
BAT_SCL
BAT_SDA
SMBus address:
SMBus Address:0xA0,0x30
SMBus Address:0xA4,0x34
DIMM 1SCL
SDA
+KBC_PWR
DIMM 2SCL
SDA
SMBus address:SMB_CLK
SMB_DATA
SB_SMBCLK
SB_SMBDATA
PBAT_SMBCLK1
PBAT_SMBDAT1
KBC SMBus Block Diagram
Battery Conn.
SMBus address:0x7A
+3.3V_RUN
2N7002SPT
SMBus address:0x12
SRN2K2J
SCL0SDA0
CPU S1G4
SIC
SID
SMBus address:
CPU_SIC
CPU_SID
+1.5V_SUS
WLAN
MINI CARD
SMB_DATA
SMB_CLKSB_SMBCLK
SB_SMBDATA
CPU_SIC
CPU_SID
SCL3_LV/IMC_GPIO13
SDA3_LV/IMC_GPIO14
+3.3V_ALW
SMB_CLK
SMB_DATA
SMBus address:
CLK GENSCLSDA
SB_SMBCLKSB_SMBDATA
SMBus Address:0xD2
SRN10KJ-5-GP
SRN1KJ-7-GP
SB_SMBCLK_RSB_SMBDATA_R
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
THERMAL/AUDIO BLOCK DIAGRAM
A3
5 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
THERMAL/AUDIO BLOCK DIAGRAM
A3
5 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
THERMAL/AUDIO BLOCK DIAGRAM
A3
5 95Thursday, March 04, 2010
<Core Design>
CPUTHERMDA
THERMDC
EMC2102_DP3
EMC2102_DN3
SC470P50V3JN-2GPPMBS3904
System sensor, put
between CPU and NB.
Thermal Block Diagram
Thermal
EMC2102
H_THERMDA
H_THERMDC
DP1
DN1
SC470P50V3JN-2GP
DP2
DN2
DP3
DN3
4K7R2J-2-GP
INT_MIC_L_R
60
AUD_INT_MIC_R_L
AUD_VREFOUT_C
PORT_C_L
PORT_C_R
VREFOUT_C
Internal
MIC
Audio Block Diagram
Codec
92HD79B1
HP
OUT
MIC
IN
SPEAKER
VREFOUT_A_OR_F
HP1_PORT_B_L
30
SPKR_PORT_D_L+
SPKR_PORT_D_L-
SPKR_PORT_D_R-
SPKR_PORT_D_R+
AUD_SPK_L+
AUD_SPK_L-
AUD_SPK_R-
AUD_SPK_R+
HP1_PORT_B_R
AUD_HP1_JACK_L
AUD_HP1_JACK_R
60
60
HP0_PORT_A_L
HP0_PORT_A_R
AUD_EXT_MIC_L
AUD_EXT_MIC_R
AUD_VREFOUT_B
60
SC1U10V3KX-3GP
4K7R2J-2-GP
4K7R2J-2-GP
AUD_INT_MIC_R_L
GPUDPLUS
DMINUS
VGA_THERMDA
VGA_THERMDC
SC470P50V3JN-2GP
60D4R2F
60D4R2F
AUD_HP1_JACK_L1
AUD_HP1_JACK_R1
Bead
Bead
PMBS3904
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Table of Content
A2
6 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Table of Content
A2
6 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Table of Content
A2
6 95Thursday, March 04, 2010
<Core Design>
Name Strap Name Schematic Note
LPCCLK0
EC_PWM3
EC_PWM2
LPCCLK1CLKGEN
PCICLK1
PCICLK2 BootFailTmrEn
PCICLK3 DefaultStrapMode
ECEnableStrapEmbedded Controller (EC)0 V – Disabled3.3 V - Enabled
ROMTYPE_1,
ROMTYPE_0
Defines clock generator
0V –
3.3V–
External clock mode: Use 100-MHz PCIeRclock as reference clock and generate internal clocks only.
Integrated clock mode: Use 25-MHz crystalclock and generate both internal and external clocks
BIF_GEN2_
COMPLIANCE_Strap
Set PCIe to Gen II mode
0V–
3.3V-
Force PCIe interface at Gen I mode
PCIe interfacce is at Gen II modeNot Applicable to SB820M but provision forpull-down is required.
Watchdog function
0V–
3.3V-
Disable the boot fail timer function
Enable the boot fail timer function
Default Debug Straps
0V–
3.3V–
Disable Debug Straps.
Select external Debug Straps
PCICLK4 CPUClkSel
AZ_SDOUT CoreSpeedMode
CPU/NB HT Clock Selection
0V–
3.3V– Required setting for integrated clock mode.This strap is not used if the strap CLKGEN isconfigured for external clock generator mode.
Reserved.
Slow down core clock for low power platform.
0V–
3.3V-
Performance mode
Low Power mode
ROMTYPE_1 ROMTYPE_0 ROM TYPE3.3V 0V
3.3V 3.3V
0V 0V
0V 3.3V
SPI ROM
Reserved
Firmware Hub
LPC ROM(supports both LPC and PMC ROM types)
SB820M Strapping
USB Table PCIE Routing
LANE2
LANE1
MiniCard WWAN
LAN
*
*
*
*
*
*
*
*
Capture from 46113_rs880m_ds_nda_1.03
RS880M Strapping
DAC_VSYNC
DAC_HSYNC
SUS_STAT#
Schematic NoteStrap FunctionName
STRAP_DEBUG_BUS_GPIO
_ENABLE#
SIDE_PORT_EN#
LOAD_EEPROM_STRAPS#
Enables debug bus accessthrough memory I/O pads and GPIOs. 0: Enable 1: Disable
Indicates if memory side-port is available or not 0: Available(UMA) 1: Not available(Discrete)
Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. 1: Use default values
*
*
Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide
13 RESERVED
USB0 (I/O Board/ESATA)
12 RESERVED
USB1 (I/O Board)
10
0
11
USB3 (CRT Board)
Pair
4
USB
5
2
3
1
Device
RESERVED6
7
8
9
RESERVED
BLUETOOTH
USB2 (CRT Board)
CARD READER
RESERVED
CAMERA (LVDS CONN)
WLAN USB
WWAN USB
MiniCard WLANLANE0
RS880M
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
GFX_CLKNGFX_CLKP
NB_GPPSB_CLK_RNB_GPPSB_CLK#_R
CLKGEN_X1
R_NB_GPP_CLK
CLKGEN_PD#
TP_CLK_SRC6TP_CLK_SRC6#
WLAN_CLK_REQ#
CLK_NBHT_CLK_R
CPU_HT_CLKCPU_HT_CLK#
TP_CLKREQ4#
R_VGA_27M_SS_CLK
NB_GFX_CLK_R#NB_GFX_CLK_R
TP_CLKREQ4#TP_CLKREQ3#
LAN_CLK#_R
R_VGA_27M_NSS_CLK
SB_PCIE_CLK#_RSB_PCIE_CLK_R
LAN_CLK_R
TP_CLK_SRC6
CLK_NBHT_CLK#_R
48M_CLK
CLK_SRC2#CLK_SRC2
FS2
FS0SB_14M_CLK
TP_CLK_SRC6#
R_NB_GPP_CLK#
TP_CLK_SRC4#TP_CLK_SRC4
TP_CLK_SRC4TP_CLK_SRC4#
TP_CLKREQ3#
CLK_MINI1#_RCLK_MINI1_R
TP_CLKREQ0#
TP_CLKREQ0#
WWAN_CLK_REQ#
R_NB_GPP_CLKR_NB_GPP_CLK#
CLKGEN_X2
WWAN_CLK_REQ#WLAN_CLK_REQ#
SB_SMBCLK_CKSB_SMBDATA_CK
SB_SMBCLK_CKSB_SMBDATA_CK
CPU_CLKCPU_CLK#
+3.3V_CLK_VDDREF
+3.3V_CLK_VDDIO
+3.3V_CLK_VDD
+3.3V_CLK_VDD+3.3V_RUN
+3.3V_RUN +3.3V_CLK_VDDREF
+3.3V_RUN +3.3V_CLK_VDDIO
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
CLK_PCIE_LAN#(76)CLK_PCIE_LAN(76)
SB_SMBCLK_R (18,21)SB_SMBDATA_R (18,21)
SB_PCIE_CLK#(20)SB_PCIE_CLK(20)
NB_GPPSB_CLK#(13)NB_GPPSB_CLK(13)
CPU_CLK (10)CPU_CLK# (10)
USB_48M_CLK (21)
CLK_NBHT_CLK#(13)CLK_NBHT_CLK(13)
WLAN_CLK_REQ# (76)
CLK_VGA_27M_NSS(82)CLK_VGA_27M_SS(82)
SB_PWRGD(21,41)
SB_14M_CLK (21)NB_14M_CLK (13)
CLK_PCIE_VGA (80)CLK_PCIE_VGA# (80)
CLK_PCIE_WLAN(76)CLK_PCIE_WLAN#(76)
CLK_PCIE_WWAN(76)CLK_PCIE_WWAN#(76)
WWAN_CLK_REQ# (76)
NB_GFX_CLK (13)NB_GFX_CLK# (13)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Clock Generator ICS9LPRS480
A3
7 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Clock Generator ICS9LPRS480
A3
7 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Clock Generator ICS9LPRS480
A3
7 95Thursday, March 04, 2010
<Core Design>
For EMI
SB820M_USB(48MHz)
VGA Madison
(27MHz)
FS1
FS066 MHz 3.3V single ended HTT clock
SEL_SATA
SEL_HTT66
* default
100 MHz spreading differential SRC clock
1
*0
1*
0
100 MHz differential HTT clock
100 MHz non-spreading differential SRC clock
NB ALINK
(100MHz)
SB PCIE
(100MHz)
CPU_CLK(200MHz)
+3.3V_CLK_VDD (40 mils)
VGA(27MHz)NB OSCIN(14MHz)
LAN(100MHz)
WLAN(100MHz)
No use
VGA(100MHz)
SB OSCIN(14MHz)
1
0
SEL_27MHzFS2
1st 71.09480.A032nd 71.08628.003
CLKREQ# MAP
CLKREQ0#
CLKREQ1#
CLKREQ2#
CLKREQ3#
CLKREQ4#
CLKSRC2 WWAN
27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
CLKSRC3 LAN
No use
CLKSRC1 WLAN
100MHz differential spreading SRC clock
*
Place together
WWAN(100MHz)
SB(100MHz)
NB(100MHz)
9/22
9/22
9/22
Need External PU Resistor
10/29/23
10/1
10/1
10/5
10/5
1113-2
1116-9
1119-3
1119-3
1119-3
1231-1
1231-1
1231-1
0105-1
0105-3
0114-20107-1
0225-2
12
X701
X-1
4D
31818M
-37G
P
X701
X-1
4D
31818M
-37G
P
12
R711
8K
2R
2J-3
-GP
R711
8K
2R
2J-3
-GP
1TP702TP702
12
R718
90D
9R
2F
-1-G
P
R718
90D
9R
2F
-1-G
P
1TP701TP701
1 2
C718
SC12P50V2JN-3GP
C718
SC12P50V2JN-3GP
12 3
4
RN
0R4P2R-PAD
RN702
RN
0R4P2R-PAD
RN702
12
C714
SC
D1U
10V
2K
X-5
GP
C714
SC
D1U
10V
2K
X-5
GP
12 3
4
RN
0R4P2R-PAD
RN708
RN
0R4P2R-PAD
RN708
12 3
4
RN711
SRN10KJ-5-GP
RN711
SRN10KJ-5-GP
12 3
4 RN709SRN0J-6-GPDIS RN709SRN0J-6-GPDIS
12 3
4
RN
0R4P2R-PAD
RN706
RN
0R4P2R-PAD
RN706
12
R705
10K
R2J-3
-GP
R705
10K
R2J-3
-GP
1 2C722 SC47P50V2JN-3GPC722 SC47P50V2JN-3GP
1TP703TP703
12 3
4
RN
0R4P2R-PAD
RN707
RN
0R4P2R-PAD
RN707
12
C715
SC
D1U
10V
2K
X-5
GP
C715
SC
D1U
10V
2K
X-5
GP
1 2
R706
0R2J-2-GP
DYR706
0R2J-2-GP
DY
12
R712
8K
2R
2J-3
-GP
R712
8K
2R
2J-3
-GP
12 3
4
RN
0R4P2R-PAD
RN704
RN
0R4P2R-PAD
RN704
12
C703
SC
D1U
10V
2K
X-5
GP
C703
SC
D1U
10V
2K
X-5
GP
12
R717
8K
2R
2J-3
-GP
DY
R717
8K
2R
2J-3
-GP
DY
1 2
C719
SC12P50V2JN-3GP
C719
SC12P50V2JN-3GP
12
EC
703
SC
4D
7P
50V
2C
N-1
GP
DY
EC
703
SC
4D
7P
50V
2C
N-1
GP
DY12 3
4
RN
0R4P2R-PAD
RN710
RN
0R4P2R-PAD
RN710
1 2R710 22R2J-2-GPR710 22R2J-2-GP
12
EC702SC10P50V2JN-4GP
DY
EC702SC10P50V2JN-4GP
DY
12
C704
SC
D1U
10V
2K
X-5
GP
C704
SC
D1U
10V
2K
X-5
GP
12
EC
704
SC
10P
50V
2JN
-4G
P
DY
EC
704
SC
10P
50V
2JN
-4G
P
DY
1 2R7010R0603-PAD
R7010R0603-PAD
1TP709TP709
1 2R7020R0603-PAD
R7020R0603-PAD
1TP706TP706
1TP708TP708
1TP705TP705
12 3
4
RN
0R4P2R-PAD
RN705
RN
0R4P2R-PAD
RN705
12
EC
705
SC
10P
50V
2JN
-4G
P
DY
EC
705
SC
10P
50V
2JN
-4G
P
DY
12
C717
SC
D1U
10V
2K
X-5
GP
C717
SC
D1U
10V
2K
X-5
GP
12
C701
SC
10U
6D
3V
5K
X-1
GP
C701
SC
10U
6D
3V
5K
X-1
GP
12 3
4
RN
0R4P2R-PAD
RN703
RN
0R4P2R-PAD
RN703
1 2R7030R0603-PAD
R7030R0603-PAD
1TP704TP704
12
C706
SC
D1U
10V
2K
X-5
GP
C706
SC
D1U
10V
2K
X-5
GP
12
C716
SC
D1U
10V
2K
X-5
GP
C716
SC
D1U
10V
2K
X-5
GP
12
C708
SC
D1U
10V
2K
X-5
GP
C708
SC
D1U
10V
2K
X-5
GP
1 2R714 33R2J-2-GPDISR714 33R2J-2-GPDIS
1 2C723 SC47P50V2JN-3GPC723 SC47P50V2JN-3GP
12
C707
SC
D1U
10V
2K
X-5
GP
C707
SC
D1U
10V
2K
X-5
GP
1TP707TP707
12
C709
SC
D1U
10V
2K
X-5
GP
C709
SC
D1U
10V
2K
X-5
GP
12
C710
SC
10U
6D
3V
5K
X-1
GP
DY
C710
SC
10U
6D
3V
5K
X-1
GP
DY
12
C712
SC
D1U
10V
2K
X-5
GP
C712
SC
D1U
10V
2K
X-5
GP
12
C705
SC
D1U
10V
2K
X-5
GP
C705
SC
D1U
10V
2K
X-5
GP
12
C721
SC
D1U
10V
2K
X-5
GP
C721
SC
D1U
10V
2K
X-5
GP
1 2R713 47R2J-2-GPDISR713 47R2J-2-GPDIS
12
R704
1M
R2J-L
2-G
P
DY
R704
1M
R2J-L
2-G
P
DY
12 3
4 RN712SRN33J-5-GP-URN712SRN33J-5-GP-U
1 2R715 158R2F-GPR715 158R2F-GP
GND48 1
SMBCLK 2
SMBDAT 3
VDD4
SRC7C_LPRS/27MHZ_NS5SRC7T_LPRS/27MHZ_SS6 GND 7
SRC4C_LPRS8SRC4T_LPRS9
GNDSRC 10
VDDSRC_IO11
SRC3C_LPRS12SRC3T_LPRS13SRC2C_LPRS14SRC2T_LPRS15
VDDSRC16
VDDSRC_IO17
GNDSRC 18
SRC1C_LPRS19SRC1T_LPRS20SRC0C_LPRS21SRC0T_LPRS22
CLKREQ0# 23
GNDATIG 24
VDDATIG_IO25VDDATIG26
ATIG1C_LPRS 27ATIG1T_LPRS 28ATIG0C_LPRS 29ATIG0T_LPRS 30
SB_SRC1C_LPRS31SB_SRC1T_LPRS32
GNDSB_SRC 33
VDDSB_SRC_IO34VDDSB_SRC35
SB_SRC0C_LPRS36SB_SRC0T_LPRS37
CLKREQ4# 38CLKREQ3# 39
VDDSATA40
SRC6C/SATAC_LPRS41SRC6T/SATAT_LPRS42 GNDSATA 43
CLKREQ2# 44CLKREQ1# 45
GNDCPU 46
VDDCPU_IO47VDDCPU48
CPUKG0C_LPRS 49CPUKG0T_LPRS 50
PD#51
GNDHTT 52
HTT0C_LPRS/66M53HTT0T_LPRS/66M54
VDDHTT55
VDDREF56
REF2/SEL_27 57REF1/SEL_SATA 58
REF0/SEL_HTT66 59
GNDREF 60
X1 61
X2 62
VDD4863
48MHZ_0 64
GND 65
U701
ICS9LPRS480BKLFT-GP
71.09480.A03
U701
ICS9LPRS480BKLFT-GP
71.09480.A03
12
C713
SC
D1U
10V
2K
X-5
GP
C713
SC
D1U
10V
2K
X-5
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_RUN
HT_NB_CPU_CTL_L1(12)
HT_NB_CPU_CLK_H0(12)
HT_NB_CPU_CAD_H0(12)
HT_NB_CPU_CLK_L0(12)
HT_NB_CPU_CTL_H1(12)
HT_NB_CPU_CAD_H2(12)HT_NB_CPU_CAD_L1(12)HT_NB_CPU_CAD_H1(12)HT_NB_CPU_CAD_L0(12)
HT_NB_CPU_CAD_L3(12)HT_NB_CPU_CAD_H3(12)HT_NB_CPU_CAD_L2(12)
HT_NB_CPU_CAD_H5(12)HT_NB_CPU_CAD_L4(12)HT_NB_CPU_CAD_H4(12)
HT_NB_CPU_CAD_L6(12)HT_NB_CPU_CAD_H6(12)HT_NB_CPU_CAD_L5(12)
HT_NB_CPU_CAD_H8(12)HT_NB_CPU_CAD_L7(12)HT_NB_CPU_CAD_H7(12)
HT_NB_CPU_CAD_H10(12)HT_NB_CPU_CAD_L9(12)HT_NB_CPU_CAD_H9(12)HT_NB_CPU_CAD_L8(12)
HT_NB_CPU_CAD_L11(12)HT_NB_CPU_CAD_H11(12)HT_NB_CPU_CAD_L10(12)
HT_NB_CPU_CAD_H13(12)HT_NB_CPU_CAD_L12(12)HT_NB_CPU_CAD_H12(12)
HT_NB_CPU_CAD_L14(12)HT_NB_CPU_CAD_H14(12)HT_NB_CPU_CAD_L13(12)
HT_NB_CPU_CLK_H1(12)
HT_NB_CPU_CAD_L15(12)HT_NB_CPU_CAD_H15(12)
HT_NB_CPU_CTL_H0(12)HT_NB_CPU_CTL_L0(12)
HT_NB_CPU_CLK_L1(12)
HT_CPU_NB_CAD_H3 (12)
HT_CPU_NB_CAD_H2 (12)
HT_CPU_NB_CAD_H7 (12)
HT_CPU_NB_CAD_H6 (12)
HT_CPU_NB_CAD_H5 (12)
HT_CPU_NB_CAD_H4 (12)
HT_CPU_NB_CAD_H12 (12)
HT_CPU_NB_CAD_H11 (12)
HT_CPU_NB_CAD_H10 (12)
HT_CPU_NB_CAD_H15 (12)
HT_CPU_NB_CAD_H14 (12)
HT_CPU_NB_CAD_H13 (12)
HT_CPU_NB_CAD_L9 (12)
HT_CPU_NB_CAD_L13 (12)
HT_CPU_NB_CAD_L8 (12)HT_CPU_NB_CAD_H8 (12)
HT_CPU_NB_CAD_L10 (12)
HT_CPU_NB_CAD_L14 (12)
HT_CPU_NB_CAD_H9 (12)
HT_CPU_NB_CAD_L12 (12)
HT_CPU_NB_CAD_L11 (12)
HT_CPU_NB_CAD_L15 (12)
HT_CPU_NB_CAD_L1 (12)
HT_CPU_NB_CAD_L5 (12)
HT_CPU_NB_CAD_L0 (12)HT_CPU_NB_CAD_H0 (12)
HT_CPU_NB_CAD_L2 (12)
HT_CPU_NB_CAD_L6 (12)
HT_CPU_NB_CAD_L4 (12)
HT_CPU_NB_CAD_L3 (12)
HT_CPU_NB_CAD_L7 (12)
HT_CPU_NB_CLK_H0 (12)
HT_CPU_NB_CTL_H0 (12)
HT_CPU_NB_CAD_H1 (12)
HT_CPU_NB_CTL_L0 (12)
HT_CPU_NB_CLK_L1 (12)HT_CPU_NB_CLK_H1 (12)HT_CPU_NB_CLK_L0 (12)
HT_CPU_NB_CTL_H1 (12)HT_CPU_NB_CTL_L1 (12)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_HT_LINK I/F_(1/4)
A4
8 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_HT_LINK I/F_(1/4)
A4
8 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_HT_LINK I/F_(1/4)
A4
8 95Thursday, March 04, 2010
<Core Design>
SKT-BGA638H176
1'nd 62.10055.111
2'nd 62.10055.171
Place close to socket1.1V(1.5A) for VLDTSSID = CPU
1119-3
12
C806
SC
180P
50V
2JN
-1G
P
DY
C806
SC
180P
50V
2JN
-1G
P
DY
12
C801
SC
22U
6D
3V
5M
X-2
GP
C801
SC
22U
6D
3V
5M
X-2
GP
12
C802
SC
4D
7U
6D
3V
3K
X-G
P
DY
C802
SC
4D
7U
6D
3V
3K
X-G
P
DY
VLDT_A0D1
VLDT_A1D2
VLDT_A2D3
VLDT_A3D4
L0_CADIN_H0E3
L0_CADIN_L0E2
L0_CADIN_H1E1
L0_CADIN_L1F1
L0_CADIN_H2G3
L0_CADIN_L2G2
L0_CADIN_H3G1
L0_CADIN_L3H1
L0_CADIN_H4J1
L0_CADIN_L4K1
L0_CADIN_H5L3
L0_CADIN_L5L2
L0_CADIN_H6L1
L0_CADIN_L6M1
L0_CADIN_H7N3
L0_CADIN_L7N2
L0_CADIN_H8E5
L0_CADIN_L8F5
L0_CADIN_H9F3
L0_CADIN_L9F4
L0_CADIN_H10G5
L0_CADIN_L10H5
L0_CADIN_H11H3
L0_CADIN_L11H4
L0_CADIN_H12K3
L0_CADIN_L12K4
L0_CADIN_H13L5
L0_CADIN_L13M5
L0_CADIN_H14M3
L0_CADIN_L14M4
L0_CADIN_H15N5
L0_CADIN_L15P5
L0_CLKIN_H0J3
L0_CLKIN_L0J2
L0_CLKIN_H1J5
L0_CLKIN_L1K5
L0_CTLIN_H0N1
L0_CTLIN_L0P1
L0_CTLIN_H1P3
L0_CTLIN_L1P4
VLDT_B0AE2
VLDT_B1AE3
VLDT_B2AE4
VLDT_B3AE5
L0_CADOUT_H0AD1
L0_CADOUT_L0AC1
L0_CADOUT_H1AC2
L0_CADOUT_L1AC3
L0_CADOUT_H2AB1
L0_CADOUT_L2AA1
L0_CADOUT_H3AA2
L0_CADOUT_L3AA3
L0_CADOUT_H4W2
L0_CADOUT_L4W3
L0_CADOUT_H5V1
L0_CADOUT_L5U1
L0_CADOUT_H6U2
L0_CADOUT_L6U3
L0_CADOUT_H7T1
L0_CADOUT_L7R1
L0_CADOUT_H8AD4
L0_CADOUT_L8AD3
L0_CADOUT_H9AD5
L0_CADOUT_L9AC5
L0_CADOUT_H10AB4
L0_CADOUT_L10AB3
L0_CADOUT_H11AB5
L0_CADOUT_L11AA5
L0_CADOUT_H12Y5
L0_CADOUT_L12W5
L0_CADOUT_H13V4
L0_CADOUT_L13V3
L0_CADOUT_H14V5
L0_CADOUT_L14U5
L0_CADOUT_H15T4
L0_CADOUT_L15T3
L0_CLKOUT_H0Y1
L0_CLKOUT_L0W1
L0_CLKOUT_H1Y4
L0_CLKOUT_L1Y3
L0_CTLOUT_H0R2
L0_CTLOUT_L0R3
L0_CTLOUT_H1T5
L0_CTLOUT_L1R5
1 OF 6
DANUBE
CPU1A 1 OF 6
DANUBE
CPU1A
12
C804
SC
D22U
10V
2K
X-1
GP
C804
SC
D22U
10V
2K
X-1
GP
12
C803
SC
4D
7U
6D
3V
3K
X-G
P
DY
C803
SC
4D
7U
6D
3V
3K
X-G
P
DY
12
C807
SC
180P
50V
2JN
-1G
P
C807
SC
180P
50V
2JN
-1G
P
12
C805
SC
D22U
10V
2K
X-1
GP
C805
SC
D22U
10V
2K
X-1
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_A_DM0M_A_DM1M_A_DM2M_A_DM3M_A_DM4M_A_DM5M_A_DM6M_A_DM7
M_A_DQ0M_A_DQ1M_A_DQ2M_A_DQ3M_A_DQ4M_A_DQ5M_A_DQ6M_A_DQ7M_A_DQ8M_A_DQ9M_A_DQ10M_A_DQ11M_A_DQ12M_A_DQ13M_A_DQ14M_A_DQ15M_A_DQ16M_A_DQ17M_A_DQ18M_A_DQ19M_A_DQ20M_A_DQ21M_A_DQ22M_A_DQ23M_A_DQ24M_A_DQ25M_A_DQ26M_A_DQ27M_A_DQ28M_A_DQ29M_A_DQ30M_A_DQ31M_A_DQ32M_A_DQ33M_A_DQ34M_A_DQ35M_A_DQ36M_A_DQ37M_A_DQ38M_A_DQ39M_A_DQ40M_A_DQ41M_A_DQ42M_A_DQ43M_A_DQ44
M_A_DQ46M_A_DQ47M_A_DQ48M_A_DQ49M_A_DQ50M_A_DQ51M_A_DQ52M_A_DQ53M_A_DQ54M_A_DQ55M_A_DQ56M_A_DQ57M_A_DQ58M_A_DQ59M_A_DQ60M_A_DQ61M_A_DQ62M_A_DQ63
M_B_DM0M_B_DM1M_B_DM2M_B_DM3M_B_DM4M_B_DM5M_B_DM6M_B_DM7
M_A_DQ45MEMZPMEMZN
MEM_MB_ADD0MEM_MB_ADD1MEM_MB_ADD2MEM_MB_ADD3MEM_MB_ADD4MEM_MB_ADD5MEM_MB_ADD6MEM_MB_ADD7MEM_MB_ADD8MEM_MB_ADD9MEM_MB_ADD10MEM_MB_ADD11MEM_MB_ADD12MEM_MB_ADD13MEM_MB_ADD14MEM_MB_ADD15
TP_CPU_VDDR_SENSE
MEM_MA_ADD0MEM_MA_ADD1MEM_MA_ADD2MEM_MA_ADD3MEM_MA_ADD4MEM_MA_ADD5MEM_MA_ADD6MEM_MA_ADD7MEM_MA_ADD8MEM_MA_ADD9MEM_MA_ADD10MEM_MA_ADD11MEM_MA_ADD12MEM_MA_ADD13MEM_MA_ADD14MEM_MA_ADD15
M_B_DQ42M_B_DQ41M_B_DQ40
M_B_DQ43
M_B_DQ14M_B_DQ13M_B_DQ12
M_B_DQ15
M_B_DQ0
M_B_DQ46M_B_DQ45M_B_DQ44
M_B_DQ47
M_B_DQ19M_B_DQ18M_B_DQ17M_B_DQ16
M_B_DQ51M_B_DQ50M_B_DQ49M_B_DQ48
M_B_DQ23M_B_DQ22M_B_DQ21M_B_DQ20
M_B_DQ1
M_B_DQ53M_B_DQ52
M_B_DQ24
M_B_DQ55M_B_DQ54
M_B_DQ27M_B_DQ26M_B_DQ25
M_B_DQ2
M_B_DQ57M_B_DQ56
M_B_DQ59M_B_DQ58
M_B_DQ31M_B_DQ30M_B_DQ29M_B_DQ28
M_B_DQ3
M_B_DQ63M_B_DQ62M_B_DQ61M_B_DQ60
M_B_DQ33M_B_DQ32
M_B_DQ35M_B_DQ34
M_B_DQ5M_B_DQ4
M_B_DQ7M_B_DQ6
M_B_DQ39M_B_DQ38M_B_DQ37M_B_DQ36
M_B_DQ8
M_B_DQ11M_B_DQ10M_B_DQ9
+0.75V_SUS_CPU_M_VREF
+1.5V_SUS
+1.5V_SUS
+CPU_VDDR
+CPU_VDDR
M_A_DQS7(18)
M_A_DQS#0(18)M_A_DQS0(18)
M_A_DQS#3(18)M_A_DQS3(18)
M_A_DQS#7(18)
M_A_DQS2(18)
M_A_DQS#6(18)M_A_DQS6(18)M_A_DQS#5(18)M_A_DQS5(18)
M_A_DQS#2(18)
M_A_DQS4(18)
M_A_DQS#1(18)M_A_DQS1(18)
M_A_DQS#4(18)
M_B_DQS6 (19)M_B_DQS#6 (19)
M_B_DQS2 (19)M_B_DQS#2 (19)
M_B_DQS5 (19)M_B_DQS#5 (19)
M_B_DQS1 (19)M_B_DQS#1 (19)
M_B_DQS4 (19)M_B_DQS#4 (19)
M_B_DQS0 (19)M_B_DQS#0 (19)
M_B_DQS7 (19)M_B_DQS#7 (19)
M_B_DQS3 (19)M_B_DQS#3 (19)
MEM_MA_BANK2(18)
MEM_MA_CAS#(18)MEM_MA_RAS#(18)
MEM_MA_WE#(18)
MEM_MA_BANK1(18)MEM_MA_BANK0(18)
MEM_MA_CKE1(18)MEM_MA_CKE0(18)
MEM_MA0_CS#0(18)MEM_MA0_CS#1(18)
MEM_MB0_ODT1 (19)MEM_MB0_ODT0 (19)
MEM_MA0_ODT0(18)MEM_MA0_ODT1(18)
MEM_MB0_CS#0 (19)MEM_MB0_CS#1 (19)
MEM_MB_BANK0 (19)MEM_MB_BANK1 (19)MEM_MB_BANK2 (19)
MEM_MB_RAS# (19)MEM_MB_CAS# (19)MEM_MB_WE# (19)
MEM_MB_CKE0 (19)MEM_MB_CKE1 (19)
DDR3_A_DRAMRST#(18)
DDR3_B_DRAMRST# (19)
MEM_MA_ADD[0..15](18) MEM_MB_ADD[0..15] (19)
M_A_DQ[63..0](18) M_B_DQ[63..0] (19)
M_A_DM[7..0](18) M_B_DM[7..0] (19)
MEM_MA_CLK1_P(18)MEM_MA_CLK1_N(18)
MEM_MA_CLK0_N(18)MEM_MA_CLK0_P(18)
MEM_MB_CLK1_P (19)MEM_MB_CLK1_N (19)
MEM_MB_CLK0_N (19)MEM_MB_CLK0_P (19)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_DDR_(2/4)
A3
9 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_DDR_(2/4)
A3
9 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_DDR_(2/4)
A3
9 95Thursday, March 04, 2010
<Core Design>
CLOSE TO CPU
Place near to CPU
SSID = CPU
0.9V, 1.25A--DDR10661.05V, 1.75A---DDR1333
4.7UF*4
0.22UF*4
1000PF*4
180PF*4
1117-8
Remove
1119-1
1119-3
1119-3
1231-2
Set empty: C905,C906,C903,C909,C913,C910,C915
1231-2
12
C905
SC
D22U
10V
2K
X-1
GP
DY
C905
SC
D22U
10V
2K
X-1
GP
DY
12
C902
SC
4D
7U
6D
3V
3K
X-G
P
C902
SC
4D
7U
6D
3V
3K
X-G
P
12
C901
SC
4D
7U
6D
3V
3K
X-G
P
C901
SC
4D
7U
6D
3V
3K
X-G
P
12
C914
SC
D22U
10V
2K
X-1
GP
C914
SC
D22U
10V
2K
X-1
GP
MB_DATA0 C11
MB_DATA1 A11
MB_DATA2 A14
MB_DATA3 B14
MB_DATA4 G11
MB_DATA5 E11
MB_DATA6 D12
MB_DATA7 A13
MB_DATA8 A15
MB_DATA9 A16
MB_DATA10 A19
MB_DATA11 A20
MB_DATA12 C14
MB_DATA13 D14
MB_DATA14 C18
MB_DATA15 D18
MB_DATA16 D20
MB_DATA17 A21
MB_DATA18 D24
MB_DATA19 C25
MB_DATA20 B20
MB_DATA21 C20
MB_DATA22 B24
MB_DATA23 C24
MB_DATA24 E23
MB_DATA25 E24
MB_DATA26 G25
MB_DATA27 G26
MB_DATA28 C26
MB_DATA29 D26
MB_DATA30 G23
MB_DATA31 G24
MB_DATA32 AA24
MB_DATA33 AA23
MB_DATA34 AD24
MB_DATA35 AE24
MB_DATA36 AA26
MB_DATA37 AA25
MB_DATA38 AD26
MB_DATA39 AE25
MB_DATA40 AC22
MB_DATA41 AD22
MB_DATA42 AE20
MB_DATA43 AF20
MB_DATA44 AF24
MB_DATA45 AF23
MB_DATA46 AC20
MB_DATA47 AD20
MB_DATA48 AD18
MB_DATA49 AE18
MB_DATA50 AC14
MB_DATA51 AD14
MB_DATA52 AF19
MB_DATA53 AC18
MB_DATA54 AF16
MB_DATA55 AF15
MB_DATA56 AF13
MB_DATA57 AC12
MB_DATA58 AB11
MB_DATA59 Y11
MB_DATA60 AE14
MB_DATA61 AF14
MB_DATA62 AF11
MB_DATA63 AD11
MB_DM0 A12
MB_DM1 B16
MB_DM2 A22
MB_DM3 E25
MB_DM4 AB26
MB_DM5 AE22
MB_DM6 AC16
MB_DM7 AD12
MB_DQS_H0 C12
MB_DQS_L0 B12
MB_DQS_H1 D16
MB_DQS_L1 C16
MB_DQS_H2 A24
MB_DQS_L2 A23
MB_DQS_H3 F26
MB_DQS_L3 E26
MB_DQS_H4 AC25
MB_DQS_L4 AC26
MB_DQS_H5 AF21
MB_DQS_L5 AF22
MB_DQS_H6 AE16
MB_DQS_L6 AD16
MB_DQS_H7 AF12
MB_DQS_L7 AE12
MA_DATA0G12
MA_DATA1F12
MA_DATA2H14
MA_DATA3G14
MA_DATA4H11
MA_DATA5H12
MA_DATA6C13
MA_DATA7E13
MA_DATA8H15
MA_DATA9E15
MA_DATA10E17
MA_DATA11H17
MA_DATA12E14
MA_DATA13F14
MA_DATA14C17
MA_DATA15G17
MA_DATA16G18
MA_DATA17C19
MA_DATA18D22
MA_DATA19E20
MA_DATA20E18
MA_DATA21F18
MA_DATA22B22
MA_DATA23C23
MA_DATA24F20
MA_DATA25F22
MA_DATA26H24
MA_DATA27J19
MA_DATA28E21
MA_DATA29E22
MA_DATA30H20
MA_DATA31H22
MA_DATA32Y24
MA_DATA33AB24
MA_DATA34AB22
MA_DATA35AA21
MA_DATA36W22
MA_DATA37W21
MA_DATA38Y22
MA_DATA39AA22
MA_DATA40Y20
MA_DATA41AA20
MA_DATA42AA18
MA_DATA43AB18
MA_DATA44AB21
MA_DATA45AD21
MA_DATA46AD19
MA_DATA47Y18
MA_DATA48AD17
MA_DATA49W16
MA_DATA50W14
MA_DATA51Y14
MA_DATA52Y17
MA_DATA53AB17
MA_DATA54AB15
MA_DATA55AD15
MA_DATA56AB13
MA_DATA57AD13
MA_DATA58Y12
MA_DATA59W11
MA_DATA60AB14
MA_DATA61AA14
MA_DATA62AB12
MA_DATA63AA12
MA_DM0E12
MA_DM1C15
MA_DM2E19
MA_DM3F24
MA_DM4AC24
MA_DM5Y19
MA_DM6AB16
MA_DM7Y13
MA_DQS_H0G13
MA_DQS_L0H13
MA_DQS_H1G16
MA_DQS_L1G15
MA_DQS_H2C22
MA_DQS_L2C21
MA_DQS_H3G22
MA_DQS_L3G21
MA_DQS_H4AD23
MA_DQS_L4AC23
MA_DQS_H5AB19
MA_DQS_L5AB20
MA_DQS_H6Y15
MA_DQS_L6W15
MA_DQS_H7W12
MA_DQS_L7W13
3 OF 6
DANUBE
CPU1C3 OF 6
DANUBE
CPU1C
1 2R901 39D2R2F-L-GPR901 39D2R2F-L-GP
12
R905
1K
R3F
-GP
R905
1K
R3F
-GP
12
C919
SC
1000P
50V
3JN
-GP
-UC
919
SC
1000P
50V
3JN
-GP
-U
1 2R903 39D2R2F-L-GPR903 39D2R2F-L-GP
VDDRD10
VDDRC10
VDDRB10
VDDRAD10
MEMZPAF10
MEMZNAE10
MA_RESET#H16
MA0_ODT0T19
MA0_ODT1V22
MA1_ODT0U21
MA1_ODT1V19
MA0_CS#0T20
MA0_CS#1U19
MA1_CS#0U20
MA1_CS#1V20
MA_CKE0J22
MA_CKE1J20
MA_CLK_H5N19
MA_CLK_L5N20
MA_CLK_H1E16
MA_CLK_L1F16
MA_CLK_H7Y16
MA_CLK_L7AA16
MA_CLK_H4P19
MA_CLK_L4P20
MA_ADD0N21
MA_ADD1M20
MA_ADD2N22
MA_ADD3M19
MA_ADD4M22
MA_ADD5L20
MA_ADD6M24
MA_ADD7L21
MA_ADD8L19
MA_ADD9K22
MA_ADD10R21
MA_ADD11L22
MA_ADD12K20
MA_ADD13V24
MA_ADD14K24
MA_ADD15K19
MA_BANK0R20
MA_BANK1R23
MA_BANK2J21
MA_RAS#R19
MA_CAS#T22
MA_WE#T24
VDDR W10
VDDR AC10
VDDR AB10
VDDR AA10
VDDR A10
VDDR_SENSE Y10
MEMVREF W17
MB_RESET# B18
MB0_ODT0 W26
MB0_ODT1 W23
MB1_ODT0 Y26
MB0_CS#0 V26
MB0_CS#1 W25
MB1_CS#0 U22
MB_CKE0 J25
MB_CKE1 H26
MB_CLK_H5 P22
MB_CLK_L5 R22
MB_CLK_H1 A17
MB_CLK_L1 A18
MB_CLK_H7 AF18
MB_CLK_L7 AF17
MB_CLK_H4 R26
MB_CLK_L4 R25
MB_ADD0 P24
MB_ADD1 N24
MB_ADD2 P26
MB_ADD3 N23
MB_ADD4 N26
MB_ADD5 L23
MB_ADD6 N25
MB_ADD7 L24
MB_ADD8 M26
MB_ADD9 K26
MB_ADD10 T26
MB_ADD11 L26
MB_ADD12 L25
MB_ADD13 W24
MB_ADD14 J23
MB_ADD15 J24
MB_BANK0 R24
MB_BANK1 U26
MB_BANK2 J26
MB_RAS# U25
MB_CAS# U24
MB_WE# U23
2 OF 6
DANUBE
CPU1B 2 OF 6
DANUBE
CPU1B
1 TP901
DYTP901
DY
12
C920
SC
D1U
10V
2K
X-5
GP
C920
SC
D1U
10V
2K
X-5
GP
12
C907
SC
4D
7U
6D
3V
3K
X-G
P
C907
SC
4D
7U
6D
3V
3K
X-G
P
12
C908
SC
1000P
50V
3JN
-GP
-U
C908
SC
1000P
50V
3JN
-GP
-U
12
C909
SC
1000P
50V
3JN
-GP
-U
DY
C909
SC
1000P
50V
3JN
-GP
-U
DY
12
C903
SC
4D
7U
6D
3V
3K
X-G
P
DY
C903
SC
4D
7U
6D
3V
3K
X-G
P
DY
12
C913
SC
4D
7U
6D
3V
3K
X-G
P
DY
C913
SC
4D
7U
6D
3V
3K
X-G
P
DY
12
C915
SC
1000P
50V
3JN
-GP
-U
DY
C915
SC
1000P
50V
3JN
-GP
-U
DY
12
C918
SC
D1U
10V
2K
X-5
GP
C918
SC
D1U
10V
2K
X-5
GP
12
R902
1K
R3F
-GP
R902
1K
R3F
-GP
12
C910
SC
180P
50V
2JN
-1G
P
DY
C910
SC
180P
50V
2JN
-1G
P
DY
12
C917
SC
10U
6D
3V
3M
X-G
P
C917
SC
10U
6D
3V
3M
X-G
P
12
C912
SC
180P
50V
2JN
-1G
P
C912
SC
180P
50V
2JN
-1G
P
12
C906
SC
D22U
10V
2K
X-1
GP
DY
C906
SC
D22U
10V
2K
X-1
GP
DY
12
C916
SC
180P
50V
2JN
-1G
P
C916
SC
180P
50V
2JN
-1G
P
12
C911
SC
180P
50V
2JN
-1G
P
C911
SC
180P
50V
2JN
-1G
P
12
C904
SC
D22U
10V
2K
X-1
GP
C904
SC
D22U
10V
2K
X-1
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CPU_R_LDT_RST#
CPU_ALERT#
CPU_TEST22
CPU_HTREF0
CPU_TEST18
TP_CPU_VDDIO_SUS_FB_L
CPUCLK_IN#
CPU_HTREF1
CPU_TEST12
TP_CPU_TEST14TP_CPU_TEST15TP_CPU_TEST16TP_CPU_TEST17
CPU_LDT_REQ#
CPU_TDO
CPU_DBREQ#
TP_CPU_TEST28_LTP_CPU_TEST28_H
CPU_TEST9
CPU_TEST27
CPU_TCKCPU_TMS
CPU_DBREQ#
CPU_TDI
CPU_TRST#CPU_TDI
CPU_DBRDYCPU_TMSCPU_TCK
CPU_TEST20CPU_TEST21
CPU_MEMHOT#CPU_SICCPU_SID
CPU_TEST23
CPU_TEST24
CPUCLK_IN
CPU_TEST25_H
CPU_TEST19
CPU_R_LDT_PWRGDCPU_R_LDT_STOP#
CPU_TEST29HCPU_TEST29L
TP_CPU_VDDIO_SUS_FB_H
HDT_RST_R#
CPU_TRST#
CPU_THERMTRIP#
CPU_TEST25_L
TP_CPU_VDDIO_SUS_FB_LTP_CPU_VDDIO_SUS_FB_H
TP_CPU_TEST28_LTP_CPU_TEST28_H
TP_CPU_TEST14TP_CPU_TEST15TP_CPU_TEST16TP_CPU_TEST17
CPU_ALERT#
CPU_SID
CPU_TEST10
CPU_R_LDT_RST#
CPU_R_LDT_PWRGD
CPU_LDT_REQ#
CPU_SIC
CPU_DBRDY
CPU_TEST23
CPU_TEST18CPU_TEST19
CPU_TEST27
CPU_TDOCPU_TDO
CPU_DBRDY
TP_CPU_TEST8
TP_CPU_TEST7
TP_CPU_TEST8TP_CPU_TEST7
TP_CPU_TEST14TP_CPU_TEST15
CPU_PROCHOT#
CPU_TEST12
HDT_RST_R#HDT_RST#
CPU_R_LDT_RST#
HDT_RST#
CPU_THERMTRIP#
CPU_R_LDT_STOP#
CPU_PROCHOT#
CPU_TEST20CPU_TEST21CPU_TEST24CPU_TEST22
CPU_R_LDT_PWRGD
+1.5V_SUS
+1.5V_SUS
+1.5V_RUN
+1.1V_RUN
+2.5V_RUN_VDDA+2.5V_RUN
+1.8V_RUN+3.3V_RUN
+1.5V_SUS+1.5V_SUS
+KBC_PWR
+1.5V_SUS
+1.5V_RUN
+1.5V_SUS
+1.8V_RUN+3.3V_RUN
+1.1V_RUN
+1.5V_RUN
+1.5V_SUS
+3.3V_RUN +1.5V_RUN
H_THERMDC (39)H_THERMDA (39)
CPU_SVC (47)CPU_SVD (47)
CPU_VDD0_RUN_FB_H(47)CPU_VDD0_RUN_FB_L(47)
CPU_LDT_RST#(20)
CPU_LDT_PWRGD(20,42)
CPU_CLK#(7)CPU_CLK(7)
CPU_VDDNB_RUN_FB_H (47)CPU_VDDNB_RUN_FB_L (47)
CPU_VDD1_RUN_FB_H(47)CPU_VDD1_RUN_FB_L(47)
H_THERMTRIP#(21,37,39,42,82)
CPU_PWRGD_SVID_REG(47)
TALERT#(21,39)
CPU_SID(21)
CPU_SIC(21)
CPU_PROCHOT# (20)
CPU_LDT_STOP#(13,20)
CPU_PROCHOT#_EC(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Control&Debug_(3/4)
A3
10 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Control&Debug_(3/4)
A3
10 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Control&Debug_(3/4)
A3
10 95Thursday, March 04, 2010
<Core Design>
For HDT DBG
2.5V(250mA) for VDDA
SSID = CPU
CPU_CLK(200MHz)
Close CPU
LYAOUT:ROUTE VDDA TRACE APPROX.50mils WIDE(USE 2X25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.
Cloce To CPU
LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80
HDT Connectors
S1G4 not support MEMHOT
For old HDT tool (3.3V level)
1.5V
3.3V
9/11 S1g4 no support LDTREQ#
9/14
9/22
33R, 3A
9/25
10/5
11/6
11/6
11/6
11/11
1119-1
1129-1
1225-4
1229-1
1231-1
1231-1
1231-11231-1
1231-2
0108-5
0112-2
12
R1039
2K
2R
2J-2
-GP
R1039
2K
2R
2J-2
-GP
1 2C1006 SC3900P50V2KX-2GPC1006 SC3900P50V2KX-2GP
12
C1001
SC
180P
50V
2JN
-1G
P
C1001
SC
180P
50V
2JN
-1G
P
1TP1005TP10051TP1004TP1004
1TP1001TP1001
12
R1007
300R
2J-4
-GP
R1007
300R
2J-4
-GP
1 2R1002 0R0402-PADR1002 0R0402-PAD
1 2R1021 300R3-GPDYR1021 300R3-GPDY
1 2R1010 44D2R2F-GPR1010 44D2R2F-GP
1 2R1003 0R0402-PADR1003 0R0402-PAD
12 3
4RN1002 SRN1KJ-7-GPRN1002 SRN1KJ-7-GP
12
R1027
8K
2R
2J-3
-GP
DY
R1027
8K
2R
2J-3
-GP
DY
1 2R1038 0R2J-2-GPDYR1038 0R2J-2-GPDY
3
1
2
Q1002
PMBS3904-1-GP
Q1002
PMBS3904-1-GP
12
R1029
300R2J-4-GPDYR1029
300R2J-4-GPDY
1 2R1024 80D6R2F-L-GPR1024 80D6R2F-L-GP
1 2R1016 300R2J-4-GPDYR1016 300R2J-4-GPDY
12
C1003
SC
D22U
10V
2K
X-1
GP
C1003
SC
D22U
10V
2K
X-1
GP
1 2R1011 44D2R2F-GPR1011 44D2R2F-GP
12
C1007
SC
D1U
10V
2K
X-5
GP
DY
C1007
SC
D1U
10V
2K
X-5
GP
DY
12
R1033
1K
R2J-1
-GP
R1033
1K
R2J-1
-GP
12
R1026
1KR2J-1-GP
R1026
1KR2J-1-GP
3
1
2
Q1005
PMBS3904-1-GP
Q1005
PMBS3904-1-GP
1 TP1002TP1002
1 2
R1015
300R2J-4-GP
R1015
300R2J-4-GP
1 2R1025 1KR2J-1-GPR1025 1KR2J-1-GP
12
C1008
SC
10P
50V
2JN
-4G
PC
1008
SC
10P
50V
2JN
-4G
P
1 2
L1001
PBY160808T-330Y-N-GP
L1001
PBY160808T-330Y-N-GP
1 2R1012 300R2J-4-GPDYR1012 300R2J-4-GPDY
12
R1032
2K
2R
2J-2
-GP
R1032
2K
2R
2J-2
-GP
1 2R1041 0R2J-2-GPDYR1041 0R2J-2-GPDY
12
R1035
2K
2R
2J-2
-GP
R1035
2K
2R
2J-2
-GP
1 234
RN1001
SRN300J-3-GP
RN1001
SRN300J-3-GP
1 2R1017 1KR2J-1-GPR1017 1KR2J-1-GP
12
R1034
10K
R2J-3
-GP
R1034
10K
R2J-3
-GP
12
C1002
SC
10U
10V
5Z
Y-1
GP
C1002
SC
10U
10V
5Z
Y-1
GP
1
3579
11131517192123
2
468101214161820222426
HDT1
SMC-CONN26A-FP
DY
HDT1
SMC-CONN26A-FP
DY
12
R1019510R2F-L-GPR1019510R2F-L-GP
12
R1022510R2F-L-GPDYR1022510R2F-L-GPDY
12
R1037
10K
R2J-3
-GP
DY
R1037
10K
R2J-3
-GP
DY
1 2
R1023
0R0402-PAD
R1023
0R0402-PAD
12
EC
1001
SC
D01U
16V
2K
X-3
GP
DY
EC
1001
SC
D01U
16V
2K
X-3
GP
DY
1234 5
678
RN1004
SRN1KJ-8-GP
RN1004
SRN1KJ-8-GP
12
C1004
SC
3300P
50V
3K
X-1
GP
C1004
SC
3300P
50V
3K
X-1
GP
1 2R1001 0R0402-PADR1001 0R0402-PAD
31
2
Q1003 PMBS3904-1-GPQ1003 PMBS3904-1-GP
1TP1011TP1011
1TP1003TP1003
3
1
2
Q1001
PMBS3904-1-GP
Q1001
PMBS3904-1-GP1TP1010TP1010
1 2R1008 169R2F-GPR1008 169R2F-GP
1 2R1014 300R2J-4-GPDYR1014 300R2J-4-GPDY
VDDAF8
VDDAF9
CLKIN_HA9
CLKIN_LA8
RESET#B7
PWROKA7
LDTSTOP#F10
LDTREQ#C6
SICAF4
SIDAF5
ALERT#AE6
HT_REF0R6
HT_REF1P6
VDD0_FB_HF6
VDD0_FB_LE6
VDD1_FB_HY6
VDD1_FB_LAB6
DBRDYG10
TMSAA9
TCKAC9
TRST#AD9
TDIAF9
TEST23AD7
TEST18H10
TEST19G9
TEST25_HE9
TEST25_LE8
TEST21AB8
TEST20AF7
TEST24AE7
TEST22AE8
TEST12AC8
TEST27AF8
TEST9C2
TEST6AA6
RSVD#A3A3
RSVD#A5A5
RSVD#B3B3
RSVD#B5B5
RSVD#C1C1
VSS M11
RSVD#W18 W18
SVC A6
SVD A4
THERMTRIP# AF6
PROCHOT# AC7
MEMHOT# AA8
THERMDC W7
THERMDA W8
VDDIO_FB_H W9
VDDIO_FB_L Y9
VDDNB_FB_H H6
VDDNB_FB_L G6
DBREQ# E10
TDO AE9
TEST28_H J7
TEST28_L H8
TEST17 D7
TEST16 E7
TEST15 F7
TEST14 C7
TEST7 C3
TEST10 K8
TEST8 C4
TEST29_H C9
TEST29_L C8
RSVD#H18 H18
RSVD#H19 H19
RSVD#AA7 AA7
RSVD#D5 D5
RSVD#C5 C5
4 OF 6
DANUBE
CPU1D 4 OF 6
DANUBE
CPU1D
12
R1028
2K
2R
2J-2
-GP
R1028
2K
2R
2J-2
-GP
123 4
RN1005
SRN1KJ-7-GP
RN1005
SRN1KJ-7-GP
1 2C1005 SC3900P50V2KX-2GPC1005 SC3900P50V2KX-2GP
12
R1006
1K
R2J-1
-GP
R1006
1K
R2J-1
-GP
1TP1008TP1008
12
R1020510R2F-L-GP
R1020510R2F-L-GP
1 234
RN1006
SRN1KJ-7-GP
RN1006
SRN1KJ-7-GP
1 2R1013 300R2J-4-GPDYR1013 300R2J-4-GPDY
1TP1007TP1007
3
1
2Q1004 PMBS3904-1-GPDYQ1004 PMBS3904-1-GPDY
12
R1040
8K
2R
2J-3
-GP
R1040
8K
2R
2J-3
-GP
1 2
R1009
0R2J-2-GP
DYR1009
0R2J-2-GP
DY
12
R1018510R2F-L-GP DYR1018510R2F-L-GP DY
12
R1036
2K
2R
2J-2
-GP
DY
R1036
2K
2R
2J-2
-GP
DY
1TP1009TP1009
1TP1006TP1006
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.5V_SUS
+1.5V_SUS
+VDDNB
+VCC_CORE +VCC_CORE
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Power_(4/4)
A3
11 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Power_(4/4)
A3
11 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CPU_Power_(4/4)
A3
11 95Thursday, March 04, 2010
<Core Design>
Bottom Side Decoupling Bottom Side Decoupling
Bottom Side Decoupling
Place near to CPU
(36A) for 35W S1G4 VDD
1.5V(3A) for VDDIO
0.9V(4A) for VDDNB
SSID = CPU
0.01UF *10.1UF *20.22UF *4 4.7UF *4 180PF *2
10UF *20.22UF *2 180PF *1
22UF *3
22uF *210uF *20.22uF *10.01uF *1180pF *1
22uF *210uF *20.22uF *10.01uF *1180pF *1
9/14
1119-1
1119-3
1119-3
1119-3
1119-3
1231-2 1231-2
1231-2
1231-2 1231-2
1231-2
12
C1104
SC
22U
6D
3V
5M
X-2
GP
C1104
SC
22U
6D
3V
5M
X-2
GP
12
C1129
SC
4D
7U
6D
3V
3K
X-G
P
C1129
SC
4D
7U
6D
3V
3K
X-G
P
12
C1108
SC
D01U
16V
2K
X-3
GP
DY
C1108
SC
D01U
16V
2K
X-3
GP
DY
VDDG4
VDDH2
VDDJ9
VDDJ11
VDDJ13
VDDJ15
VDDK6
VDDK10
VDDK12
VDDK14
VDDL4
VDDL7
VDDL9
VDDL11
VDDL13
VDDL15
VDDM2
VDDM6
VDDM8
VDDM10
VDDN7
VDDN9
VDDN11
VDDNBK16
VDDNBM16
VDDNBP16
VDDNBT16
VDDNBV16
VDDIOH25
VDDIOJ17
VDDIOK18
VDDIOK21
VDDIOK23
VDDIOK25
VDDIOL17
VDDIOM18
VDDIOM21
VDDIOM23
VDDIOM25
VDDION17
VDD P8
VDD P10
VDD R4
VDD R7
VDD R9
VDD R11
VDD T2
VDD T6
VDD T8
VDD T10
VDD T12
VDD T14
VDD U7
VDD U9
VDD U11
VDD U13
VDD U15
VDD V6
VDD V8
VDD V10
VDD V12
VDD V14
VDD W4
VDD Y2
VDD AC4
VDD AD2
VDDIO Y25
VDDIO V25
VDDIO V23
VDDIO V21
VDDIO V18
VDDIO U17
VDDIO T25
VDDIO T23
VDDIO T21
VDDIO T18
VDDIO R17
VDDIO P25
VDDIO P23
VDDIO P21
VDDIO P18
5 OF 6
DANUBE
CPU1E 5 OF 6
DANUBE
CPU1E
12
C1120
SC
D1U
10V
2K
X-5
GP
C1120
SC
D1U
10V
2K
X-5
GP
12
C1117
SC
10U
6D
3V
5K
X-1
GP
C1117
SC
10U
6D
3V
5K
X-1
GP
12
C1131
SC
10U
6D
3V
5K
X-1
GP
C1131
SC
10U
6D
3V
5K
X-1
GP
12
C1126
SC
4D
7U
6D
3V
3K
X-G
P
DY
C1126
SC
4D
7U
6D
3V
3K
X-G
P
DY1
2
C1133
SC
D22U
10V
2K
X-1
GP
C1133
SC
D22U
10V
2K
X-1
GP
12
C1110
SC
D22U
10V
2K
X-1
GP
C1110
SC
D22U
10V
2K
X-1
GP
12
C1123
SC
D22U
10V
2K
X-1
GP
DY
C1123
SC
D22U
10V
2K
X-1
GP
DY
12
C1128
SC
4D
7U
6D
3V
3K
X-G
P
DY
C1128
SC
4D
7U
6D
3V
3K
X-G
P
DY
12
C1135
SC
D1U
10V
2K
X-5
GP
C1135
SC
D1U
10V
2K
X-5
GP
12
C1105
SC
10U
6D
3V
5K
X-1
GP
C1105
SC
10U
6D
3V
5K
X-1
GP
12
C1102
SC
D22U
10V
2K
X-1
GP
C1102
SC
D22U
10V
2K
X-1
GP
VSSAA4
VSSAA11
VSSAA13
VSSAA15
VSSAA17
VSSAA19
VSSAB2
VSSAB7
VSSAB9
VSSAB23
VSSAB25
VSSAC11
VSSAC13
VSSAC15
VSSAC17
VSSAC19
VSSAC21
VSSAD6
VSSAD8
VSSAD25
VSSAE11
VSSAE13
VSSAE15
VSSAE17
VSSAE19
VSSAE21
VSSAE23
VSSB4
VSSB6
VSSB8
VSSB9
VSSB11
VSSB13
VSSB15
VSSB17
VSSB19
VSSB21
VSSB23
VSSB25
VSSD6
VSSD8
VSSD9
VSSD11
VSSD13
VSSD15
VSSD17
VSSD19
VSSD21
VSSD23
VSSD25
VSSE4
VSSF2
VSSF11
VSSF13
VSSF15
VSSF17
VSSF19
VSSF21
VSSF23
VSSF25
VSSH7
VSSH9
VSSH21
VSSH23
VSSJ4
VSS J6
VSS J8
VSS J10
VSS J12
VSS J14
VSS J16
VSS J18
VSS K2
VSS K7
VSS K9
VSS K11
VSS K13
VSS K15
VSS K17
VSS L6
VSS L8
VSS L10
VSS L12
VSS L14
VSS L16
VSS L18
VSS M7
VSS M9
VSS AC6
VSS M17
VSS N4
VSS N8
VSS N10
VSS N16
VSS N18
VSS P2
VSS P7
VSS P9
VSS P11
VSS P17
VSS R8
VSS R10
VSS R16
VSS R18
VSS T7
VSS T9
VSS T11
VSS T13
VSS T15
VSS T17
VSS U4
VSS U6
VSS U8
VSS U10
VSS U12
VSS U14
VSS U16
VSS U18
VSS V2
VSS V7
VSS V9
VSS V11
VSS V13
VSS V15
VSS V17
VSS W6
VSS Y21
VSS Y23
VSS N6
6 OF 6
DANUBE
CPU1F 6 OF 6
DANUBE
CPU1F
12
C1115
SC
22U
6D
3V
5M
X-2
GP
DY
C1115
SC
22U
6D
3V
5M
X-2
GP
DY
12
C1114
SC
10U
6D
3V
5K
X-1
GP
C1114
SC
10U
6D
3V
5K
X-1
GP
12
C1118
SC
180P
50V
2JN
-1G
P
DY
C1118
SC
180P
50V
2JN
-1G
P
DY
12
C1121
SC
D01U
16V
2K
X-3
GP
C1121
SC
D01U
16V
2K
X-3
GP
12
C1109
SC
D01U
16V
2K
X-3
GP
C1109
SC
D01U
16V
2K
X-3
GP
12
C1119
SC
180P
50V
2JN
-1G
P
DY
C1119
SC
180P
50V
2JN
-1G
P
DY
12
C1116
SC
10U
6D
3V
5K
X-1
GP
C1116
SC
10U
6D
3V
5K
X-1
GP
12
C1130
SC
10U
6D
3V
5K
X-1
GP
C1130
SC
10U
6D
3V
5K
X-1
GP
12
C1125
SC
D22U
10V
2K
X-1
GP
DY
C1125
SC
D22U
10V
2K
X-1
GP
DY
12
C1103
SC
10U
6D
3V
5K
X-1
GP
C1103
SC
10U
6D
3V
5K
X-1
GP
12
C1122
SC
D22U
10V
2K
X-1
GP
DY
C1122
SC
D22U
10V
2K
X-1
GP
DY
12
C1112
SC
22U
6D
3V
5M
X-2
GP
C1112
SC
22U
6D
3V
5M
X-2
GP
12
C1101
SC
22U
6D
3V
5M
X-2
GP
DY
C1101
SC
22U
6D
3V
5M
X-2
GP
DY
12
C1107
SC
180P
50V
2JN
-1G
P
C1107
SC
180P
50V
2JN
-1G
P
12
C1141
SC
10U
6D
3V
5K
X-1
GP
C1141
SC
10U
6D
3V
5K
X-1
GP
12
C1134
SC
180P
50V
2JN
-1G
P
C1134
SC
180P
50V
2JN
-1G
P
12
C1132
SC
D22U
10V
2K
X-1
GP
DY
C1132
SC
D22U
10V
2K
X-1
GP
DY
12
C1127
SC
4D
7U
6D
3V
3K
X-G
P
C1127
SC
4D
7U
6D
3V
3K
X-G
P
12
C1124
SC
D22U
10V
2K
X-1
GP
C1124
SC
D22U
10V
2K
X-1
GP
12
C1111
SC
22U
6D
3V
5M
X-2
GP
DY
C1111
SC
22U
6D
3V
5M
X-2
GP
DY
12
C1106
SC
D01U
16V
2K
X-3
GP
C1106
SC
D01U
16V
2K
X-3
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HT_RXCALNHT_RXCALP HT_TXCALP
HT_TXCALN
PCE_NCALPCE_PCAL
ALINK_NBTX_SBRX_C_N2ALINK_NBTX_SBRX_C_P2ALINK_NBTX_SBRX_C_N1ALINK_NBTX_SBRX_C_P1
ALINK_NBTX_SBRX_C_P0ALINK_NBTX_SBRX_C_N0
ALINK_NBTX_SBRX_C_N3ALINK_NBTX_SBRX_C_P3
PCIE_NRX_GTX_N[0..15]
PCIE_NRX_GTX_P[0..15]
PCIE_NTX_GRX_N[0..11]
PCIE_NTX_GRX_P[0..11]
PCIE_NTX_GRX_N[12..15]
PCIE_NTX_GRX_P[12..15]
PCIE_C_TXP1PCIE_C_TXN1
PCIE_C_TXP0PCIE_C_TXN0
PCIE_C_TXP2PCIE_C_TXN2
PCIE_NRX_GTX_N11
PCIE_NRX_GTX_N7
PCIE_NRX_GTX_P2
PCIE_NRX_GTX_P6
PCIE_NRX_GTX_P10
PCIE_NRX_GTX_P13
PCIE_NRX_GTX_N5
PCIE_NRX_GTX_N1
PCIE_NRX_GTX_N14
PCIE_NRX_GTX_N10
PCIE_NRX_GTX_P3
PCIE_NRX_GTX_P7
PCIE_NRX_GTX_P14
PCIE_NRX_GTX_N4
PCIE_NRX_GTX_N0
PCIE_NRX_GTX_N15
PCIE_NRX_GTX_N13
PCIE_NRX_GTX_N9
PCIE_NRX_GTX_P4
PCIE_NRX_GTX_P8
PCIE_NRX_GTX_P11
PCIE_NRX_GTX_P15
PCIE_NRX_GTX_N3
PCIE_NRX_GTX_P0
PCIE_NRX_GTX_N12
PCIE_NRX_GTX_N8
PCIE_NRX_GTX_P1
PCIE_NRX_GTX_P5
PCIE_NRX_GTX_P9
PCIE_NRX_GTX_P12
PCIE_NRX_GTX_N6
PCIE_NRX_GTX_N2
PCIE_NTX_GRX_C_N11
PCIE_NTX_GRX_C_N7
PCIE_NTX_GRX_C_P2
PCIE_NTX_GRX_C_P6
PCIE_NTX_GRX_C_P10
PCIE_NTX_GRX_C_P13
PCIE_NTX_GRX_C_N5
PCIE_NTX_GRX_C_N1
PCIE_NTX_GRX_C_N14
PCIE_NTX_GRX_C_N10
PCIE_NTX_GRX_C_P3
PCIE_NTX_GRX_C_P7
PCIE_NTX_GRX_C_P14
PCIE_NTX_GRX_C_N4
PCIE_NTX_GRX_C_N0
PCIE_NTX_GRX_C_N15
PCIE_NTX_GRX_C_N13
PCIE_NTX_GRX_C_N9
PCIE_NTX_GRX_C_P4
PCIE_NTX_GRX_C_P8
PCIE_NTX_GRX_C_P11
PCIE_NTX_GRX_C_P15
PCIE_NTX_GRX_C_N3
PCIE_NTX_GRX_C_P0
PCIE_NTX_GRX_C_N12
PCIE_NTX_GRX_C_N8
PCIE_NTX_GRX_C_P1
PCIE_NTX_GRX_C_P5
PCIE_NTX_GRX_C_P9
PCIE_NTX_GRX_C_P12
PCIE_NTX_GRX_C_N6
PCIE_NTX_GRX_C_N2
PCIE_NTX_GRX_N11
PCIE_NTX_GRX_N7
PCIE_NTX_GRX_P2
PCIE_NTX_GRX_P6
PCIE_NTX_GRX_P10
PCIE_NTX_GRX_P13
PCIE_NTX_GRX_N5
PCIE_NTX_GRX_N1
PCIE_NTX_GRX_N14
PCIE_NTX_GRX_N10
PCIE_NTX_GRX_P3
PCIE_NTX_GRX_P7
PCIE_NTX_GRX_P14
PCIE_NTX_GRX_N4
PCIE_NTX_GRX_N0
PCIE_NTX_GRX_N15
PCIE_NTX_GRX_N13
PCIE_NTX_GRX_N9
PCIE_NTX_GRX_P4
PCIE_NTX_GRX_P8
PCIE_NTX_GRX_P11
PCIE_NTX_GRX_P15
PCIE_NTX_GRX_N3
PCIE_NTX_GRX_P0
PCIE_NTX_GRX_N12
PCIE_NTX_GRX_N8
PCIE_NTX_GRX_P1
PCIE_NTX_GRX_P5
PCIE_NTX_GRX_P9
PCIE_NTX_GRX_P12
PCIE_NTX_GRX_N6
PCIE_NTX_GRX_N2
+1.1V_RUN_VDDPCIE
HT_CPU_NB_CAD_H0(8)
HT_CPU_NB_CAD_L1(8)HT_CPU_NB_CAD_H1(8)HT_CPU_NB_CAD_L0(8)
HT_CPU_NB_CAD_L3(8)HT_CPU_NB_CAD_H3(8)HT_CPU_NB_CAD_L2(8)HT_CPU_NB_CAD_H2(8)
HT_CPU_NB_CAD_H5(8)HT_CPU_NB_CAD_L4(8)HT_CPU_NB_CAD_H4(8)
HT_CPU_NB_CAD_L6(8)HT_CPU_NB_CAD_H6(8)HT_CPU_NB_CAD_L5(8)
HT_CPU_NB_CAD_H8(8)
HT_CPU_NB_CAD_L7(8)HT_CPU_NB_CAD_H7(8)
HT_CPU_NB_CAD_L9(8)HT_CPU_NB_CAD_H9(8)HT_CPU_NB_CAD_L8(8)
HT_CPU_NB_CAD_L11(8)HT_CPU_NB_CAD_H11(8)HT_CPU_NB_CAD_L10(8)HT_CPU_NB_CAD_H10(8)
HT_CPU_NB_CAD_H13(8)HT_CPU_NB_CAD_L12(8)HT_CPU_NB_CAD_H12(8)
HT_CPU_NB_CAD_L14(8)HT_CPU_NB_CAD_H14(8)HT_CPU_NB_CAD_L13(8)
HT_CPU_NB_CAD_L15(8)HT_CPU_NB_CAD_H15(8)
HT_CPU_NB_CLK_L0(8)HT_CPU_NB_CLK_H1(8)HT_CPU_NB_CLK_L1(8)
HT_CPU_NB_CTL_H0(8)HT_CPU_NB_CTL_L0(8)
HT_CPU_NB_CLK_H0(8)
HT_CPU_NB_CTL_H1(8)HT_CPU_NB_CTL_L1(8)
HT_NB_CPU_CLK_L1 (8)
HT_NB_CPU_CLK_H0 (8)
HT_NB_CPU_CAD_H0 (8)
HT_NB_CPU_CLK_H1 (8)
HT_NB_CPU_CTL_L0 (8)HT_NB_CPU_CTL_H0 (8)
HT_NB_CPU_CLK_L0 (8)
HT_NB_CPU_CAD_L0 (8)
HT_NB_CPU_CTL_L1 (8)HT_NB_CPU_CTL_H1 (8)
HT_NB_CPU_CAD_L2 (8)HT_NB_CPU_CAD_H2 (8)HT_NB_CPU_CAD_L1 (8)HT_NB_CPU_CAD_H1 (8)
HT_NB_CPU_CAD_H4 (8)HT_NB_CPU_CAD_L3 (8)HT_NB_CPU_CAD_H3 (8)
HT_NB_CPU_CAD_L5 (8)HT_NB_CPU_CAD_H5 (8)HT_NB_CPU_CAD_L4 (8)
HT_NB_CPU_CAD_H7 (8)HT_NB_CPU_CAD_L6 (8)HT_NB_CPU_CAD_H6 (8)
HT_NB_CPU_CAD_L8 (8)HT_NB_CPU_CAD_H8 (8)
HT_NB_CPU_CAD_L7 (8)
HT_NB_CPU_CAD_L10 (8)HT_NB_CPU_CAD_H10 (8)HT_NB_CPU_CAD_L9 (8)HT_NB_CPU_CAD_H9 (8)
HT_NB_CPU_CAD_H14 (8)HT_NB_CPU_CAD_L13 (8)HT_NB_CPU_CAD_H13 (8)
HT_NB_CPU_CAD_L15 (8)HT_NB_CPU_CAD_H15 (8)HT_NB_CPU_CAD_L14 (8)
HT_NB_CPU_CAD_H12 (8)HT_NB_CPU_CAD_L11 (8)HT_NB_CPU_CAD_H11 (8)
HT_NB_CPU_CAD_L12 (8)
ALINK_NBRX_SBTX_N0(20)ALINK_NBRX_SBTX_P0(20)
ALINK_NBRX_SBTX_P1(20)ALINK_NBRX_SBTX_N1(20)ALINK_NBRX_SBTX_P2(20)ALINK_NBRX_SBTX_N2(20)ALINK_NBRX_SBTX_P3(20)ALINK_NBRX_SBTX_N3(20)
ALINK_NBTX_SBRX_P0 (20)ALINK_NBTX_SBRX_N0 (20)ALINK_NBTX_SBRX_P1 (20)ALINK_NBTX_SBRX_N1 (20)ALINK_NBTX_SBRX_P2 (20)ALINK_NBTX_SBRX_N2 (20)ALINK_NBTX_SBRX_P3 (20)ALINK_NBTX_SBRX_N3 (20)
PCIE_NTX_GRX_N[0..11] (80)
PCIE_NRX_GTX_P[0..15] (80)
PCIE_NRX_GTX_N[0..15] (80)
PCIE_NTX_GRX_P[0..11] (80)
PCIE_NTX_GRX_N[12..15] (57)
PCIE_NTX_GRX_P[12..15] (57)
PCIE_RXN0(76)PCIE_RXP0(76)
PCIE_RXN1(76)PCIE_RXP1(76)
PCIE_RXN2(76)PCIE_RXP2(76)
PCIE_TXP1 (76)PCIE_TXN1 (76)
PCIE_TXP0 (76)PCIE_TXN0 (76)
PCIE_TXP2 (76)PCIE_TXN2 (76)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)
A3
12 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)
A3
12 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_HT LINK&PCIe(1/4)
A3
12 95Thursday, March 04, 2010
<Core Design>
SSID = N.B
RS880M : 71.RS880.M05
Place < 100mils from pin C23 and A24 Place < 100mils from pin B25 and B24
A-LINK
Place < 100mils from pin AC8 and AB8
A-LINK
LANWLAN
WWANLANWLAN
WWAN
9/11
9/15
9/11
9/15
LANE REVERSAL
LANE REVERSAL
1119-3
1 2C1212 SCD1U10V2KX-5GPDISC1212 SCD1U10V2KX-5GPDIS
1 2C1240 SCD1U10V2KX-5GPC1240 SCD1U10V2KX-5GP
1 2C1225 SCD1U10V2KX-5GPC1225 SCD1U10V2KX-5GP
SB_TX3P AD5
SB_TX3N AE5
GPP_TX2P AA2
GPP_TX2N AA1
GPP_TX3P Y1
GPP_TX3N Y2
SB_RX3PW5
SB_RX3NY5
GPP_RX2PAD1
GPP_RX2NAD2
GPP_RX3PV5
GPP_RX3NW6
SB_TX0P AD7
SB_TX0N AE7
SB_TX1P AE6
SB_TX1N AD6
SB_RX0PAA8
SB_RX0NY8
SB_RX1PAA7
SB_RX1NY7
PCE_CALRP AC8
PCE_CALRN AB8
SB_TX2N AC6SB_RX2PAA5
SB_RX2NAA6SB_TX2P AB6
GPP_RX0PAE3
GPP_RX0NAD4
GPP_RX1PAE2
GPP_RX1NAD3
GPP_TX0P AC1
GPP_TX0N AC2
GPP_TX1P AB4
GPP_TX1N AB3
GFX_RX0PD4
GFX_RX0NC4
GFX_RX1PA3
GFX_RX1NB3
GFX_RX2PC2
GFX_RX2NC1
GFX_RX3PE5
GFX_RX3NF5
GFX_RX4PG5
GFX_RX4NG6
GFX_RX5PH5
GFX_RX5NH6
GFX_RX6PJ6
GFX_RX6NJ5
GFX_RX7PJ7
GFX_RX7NJ8
GFX_RX8PL5
GFX_RX8NL6
GFX_RX9PM8
GFX_RX9NL8
GFX_RX10PP7
GFX_RX10NM7
GFX_RX11PP5
GFX_RX11NM5
GFX_RX12PR8
GFX_RX12NP8
GFX_RX13PR6
GFX_RX13NR5
GFX_RX14PP4
GFX_RX14NP3
GFX_RX15PT4
GFX_RX15NT3
GFX_TX0P A5
GFX_TX0N B5
GFX_TX1P A4
GFX_TX1N B4
GFX_TX2P C3
GFX_TX2N B2
GFX_TX3P D1
GFX_TX3N D2
GFX_TX4P E2
GFX_TX4N E1
GFX_TX5P F4
GFX_TX5N F3
GFX_TX6P F1
GFX_TX6N F2
GFX_TX7P H4
GFX_TX7N H3
GFX_TX8P H1
GFX_TX8N H2
GFX_TX9P J2
GFX_TX9N J1
GFX_TX10P K4
GFX_TX10N K3
GFX_TX11P K1
GFX_TX11N K2
GFX_TX12P M4
GFX_TX12N M3
GFX_TX13P M1
GFX_TX13N M2
GFX_TX14P N2
GFX_TX14N N1
GFX_TX15P P1
GFX_TX15N P2
GPP_TX4P Y4
GPP_TX4N Y3
GPP_TX5P V1
GPP_TX5N V2
GPP_RX4PU5
GPP_RX4NU6
GPP_RX5PU8
GPP_RX5NU7
PART 2 OF 6
PC
IE I
/F
GF
X
PCIE I/F GPP
PCIE I/F SB
U1B
RS880M-1-GP
PART 2 OF 6
PC
IE I
/F
GF
X
PCIE I/F GPP
PCIE I/F SB
U1B
RS880M-1-GP
1 2C1211 SCD1U10V2KX-5GPDISC1211 SCD1U10V2KX-5GPDIS
1 2C1241 SCD1U10V2KX-5GPC1241 SCD1U10V2KX-5GP
1 2C1264 SCD1U10V2KX-5GPC1264 SCD1U10V2KX-5GP
1 2C1224 SCD1U10V2KX-5GPDISC1224 SCD1U10V2KX-5GPDIS
1 2C1214 SCD1U10V2KX-5GPDISC1214 SCD1U10V2KX-5GPDIS
1 2C1242 SCD1U10V2KX-5GPC1242 SCD1U10V2KX-5GP
1 2C1227 SCD1U10V2KX-5GPC1227 SCD1U10V2KX-5GP
1 2C1213 SCD1U10V2KX-5GPDISC1213 SCD1U10V2KX-5GPDIS
HT_RXCAD15PU19
HT_RXCAD15NU18
HT_RXCAD14PU20
HT_RXCAD14NU21
HT_RXCAD13PV21
HT_RXCAD13NV20
HT_RXCAD12PW21
HT_RXCAD12NW20
HT_RXCAD11PY22
HT_RXCAD11NY23
HT_RXCAD10PAA24
HT_RXCAD10NAA25
HT_RXCAD9PAB25
HT_RXCAD9NAB24
HT_RXCAD8PAC24
HT_RXCAD8NAC25
HT_RXCAD7PN24
HT_RXCAD7NN25
HT_RXCAD6PP25
HT_RXCAD6NP24
HT_RXCAD5PP22
HT_RXCAD5NP23
HT_RXCAD4PT25
HT_RXCAD4NT24
HT_RXCAD3PU24
HT_RXCAD3NU25
HT_RXCAD2PV25
HT_RXCAD2NV24
HT_RXCAD1PV22
HT_RXCAD1NV23
HT_RXCAD0PY25
HT_RXCAD0NY24
HT_RXCLK1PAB23
HT_RXCLK1NAA22
HT_RXCLK0PT22
HT_RXCLK0NT23
HT_RXCTL0PM22
HT_RXCTL0NM23
HT_RXCTL1PR21
HT_RXCTL1NR20
HT_RXCALPC23
HT_RXCALNA24
HT_TXCAD15P P18
HT_TXCAD15N M18
HT_TXCAD14P M21
HT_TXCAD14N P21
HT_TXCAD13P M19
HT_TXCAD13N L18
HT_TXCAD12P L19
HT_TXCAD12N J19
HT_TXCAD11P J18
HT_TXCAD11N K17
HT_TXCAD10P J20
HT_TXCAD10N J21
HT_TXCAD9P G20
HT_TXCAD9N H21
HT_TXCAD8P F21
HT_TXCAD8N G21
HT_TXCAD7P K23
HT_TXCAD7N K22
HT_TXCAD6P K24
HT_TXCAD6N K25
HT_TXCAD5P J25
HT_TXCAD5N J24
HT_TXCAD4P H23
HT_TXCAD4N H22
HT_TXCAD3P F23
HT_TXCAD3N F22
HT_TXCAD2P F24
HT_TXCAD2N F25
HT_TXCAD1P E24
HT_TXCAD1N E25
HT_TXCAD0P D24
HT_TXCAD0N D25
HT_TXCLK1P L21
HT_TXCLK1N L20
HT_TXCLK0P H24
HT_TXCLK0N H25
HT_TXCTL0P M24
HT_TXCTL0N M25
HT_TXCTL1P P19
HT_TXCTL1N R18
HT_TXCALP B24
HT_TXCALN B25
PART 1 OF 6
HY
PE
R T
RA
NS
PO
RT
CP
U I
/F
U1A
RS880M-1-GP
PART 1 OF 6
HY
PE
R T
RA
NS
PO
RT
CP
U I
/F
U1A
RS880M-1-GP
1 2C1243 SCD1U10V2KX-5GPC1243 SCD1U10V2KX-5GP
1 2C1226 SCD1U10V2KX-5GPC1226 SCD1U10V2KX-5GP
1 2C1215 SCD1U10V2KX-5GPDISC1215 SCD1U10V2KX-5GPDIS
1 2C1263 SCD1U10V2KX-5GPC1263 SCD1U10V2KX-5GP
1 2C1229 SCD1U10V2KX-5GPC1229 SCD1U10V2KX-5GP
1 2C1216 SCD1U10V2KX-5GPDISC1216 SCD1U10V2KX-5GPDIS
1 2C1205 SCD1U10V2KX-5GPDISC1205 SCD1U10V2KX-5GPDIS
1 2C1228 SCD1U10V2KX-5GPC1228 SCD1U10V2KX-5GP
1 2C1203 SCD1U10V2KX-5GPDISC1203 SCD1U10V2KX-5GPDIS
1 2C1218 SCD1U10V2KX-5GPDISC1218 SCD1U10V2KX-5GPDIS
1 2C1204 SCD1U10V2KX-5GPDISC1204 SCD1U10V2KX-5GPDIS
1 2C1266 SCD1U10V2KX-5GPC1266 SCD1U10V2KX-5GP
1 2C1231 SCD1U10V2KX-5GPC1231 SCD1U10V2KX-5GP
1 2C1202 SCD1U10V2KX-5GPDISC1202 SCD1U10V2KX-5GPDIS
1 2C1217 SCD1U10V2KX-5GPDISC1217 SCD1U10V2KX-5GPDIS
1 2R1201 301R2F-GPR1201 301R2F-GP
1 2C1207 SCD1U10V2KX-5GPDISC1207 SCD1U10V2KX-5GPDIS
1 2C1230 SCD1U10V2KX-5GPC1230 SCD1U10V2KX-5GP
1 2C1232 SCD1U10V2KX-5GPC1232 SCD1U10V2KX-5GP
1 2C1262 SCD1U10V2KX-5GPC1262 SCD1U10V2KX-5GP
1 2C1220 SCD1U10V2KX-5GPDISC1220 SCD1U10V2KX-5GPDIS
1 2C1201 SCD1U10V2KX-5GPDISC1201 SCD1U10V2KX-5GPDIS
1 2C1206 SCD1U10V2KX-5GPDISC1206 SCD1U10V2KX-5GPDIS
1 2C1244 SCD1U10V2KX-5GPC1244 SCD1U10V2KX-5GP
1 2C1219 SCD1U10V2KX-5GPDISC1219 SCD1U10V2KX-5GPDIS
1 2C1208 SCD1U10V2KX-5GPDISC1208 SCD1U10V2KX-5GPDIS
1 2C1237 SCD1U10V2KX-5GPC1237 SCD1U10V2KX-5GP
1 2C1222 SCD1U10V2KX-5GPDISC1222 SCD1U10V2KX-5GPDIS
1 2R1203 1K27R2F-L-GPR1203 1K27R2F-L-GP
1 2C1210 SCD1U10V2KX-5GPDISC1210 SCD1U10V2KX-5GPDIS
1 2C1265 SCD1U10V2KX-5GPC1265 SCD1U10V2KX-5GP
1 2C1238 SCD1U10V2KX-5GPC1238 SCD1U10V2KX-5GP
1 2C1221 SCD1U10V2KX-5GPDISC1221 SCD1U10V2KX-5GPDIS
1 2C1261 SCD1U10V2KX-5GPC1261 SCD1U10V2KX-5GP
1 2R1202 301R2F-GPR1202 301R2F-GP
1 2C1209 SCD1U10V2KX-5GPDISC1209 SCD1U10V2KX-5GPDIS
1 2C1239 SCD1U10V2KX-5GPC1239 SCD1U10V2KX-5GP
1 2C1223 SCD1U10V2KX-5GPDISC1223 SCD1U10V2KX-5GPDIS
1 2R1204 2KR2F-3-GPR1204 2KR2F-3-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
NB_SUS_STAT#
NB_SUS_STAT#
+1.8V_VDDA18PCIEPLL
+1.8V_VDDA18HTPLL
+1.8V_VDDA18HTPLL
+1.8V_VDDA18PCIEPLL
NB_LDT_STOP#NB_ALLOW_LDTSTOP
NB_ALLOW_LDTSTOP
NB_GFX_CLKNB_GFX_CLK#
NB_REFCLK_P
TP_NB_RESERVED
STRP_DATA
RS780_AUX_CAL
TESTMODE_NB
HDMI_HPD_DET
DDC_CLK_CONVGA_VSYNCVGA_HSYNC
DDC_DATA_CON
DAC_RSET
VGA_VSYNCVGA_HSYNC
VDDLT18_R
PLLVDDPLLVDD18
PLLVDD18
PLLVDD
VDDLTP18_R
NB_GPP_CLK#NB_GPP_CLK
NB_LDT_STOP#
NB_REFCLK_N
TP_TMDS_HPD
+3.3V_RUN
+1.8V_RUN
+1.8V_RUN
+1.8V_RUN_AVDDDQ
+1.8V_RUN_AVDDDI
+1.8V_RUN
+3.3V_RUN +3.3V_RUN_AVDD
+1.8V_RUN
+3.3V_RUN
+1.8V_RUN
+1.1V_RUN
+1.8V_RUN
+1.1V_RUN
+1.8V_RUN+1.5V_RUN
SUS_STAT# (21)
NB_PWRGD_IN(41)PLTRST#_NB_GPU(20,37,80)
ALLOW_LDTSTOP(20)
CLK_NBHT_CLK(7)CLK_NBHT_CLK#(7)
NB_GPPSB_CLK#(7)NB_GPPSB_CLK(7)
M_BLUE(77)
VGA_VSYNC(77)DDC_CLK_CON(77)
VGA_HSYNC(77)
M_RED(77)
DDC_DATA_CON(77)
M_GREEN(77)
NB_BL_PWM (55)NB_LCDPWR_EN (55)
NB_BL_EN (55)
VGA_TXBOUT2+ (55)VGA_TXBOUT2- (55)
VGA_TXACLK+ (55)VGA_TXACLK- (55)VGA_TXBCLK+ (55)VGA_TXBCLK- (55)
VGA_TXAOUT0+ (55)VGA_TXAOUT0- (55)VGA_TXAOUT1+ (55)VGA_TXAOUT1- (55)VGA_TXAOUT2+ (55)VGA_TXAOUT2- (55)
VGA_TXBOUT0+ (55)VGA_TXBOUT0- (55)VGA_TXBOUT1+ (55)VGA_TXBOUT1- (55)
LDDC_CLK(55)LDDC_DATA(55)
NB_DDC_DATA0(57)NB_DDC_CLK0(57)
HDMI_HPD_DET (57,82)
NB_14M_CLK(7)
CPU_LDT_STOP#(10,20)
NB_GFX_CLK#(7)NB_GFX_CLK(7)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_LVDS&CRT_(2/4)
A3
13 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_LVDS&CRT_(2/4)
A3
13 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_LVDS&CRT_(2/4)
A3
13 95Thursday, March 04, 2010
<Core Design>
SSID = N.B
RS880M : 71.RS880.M05
*DEFAULT
Enables debug bus access through memory I/O pads and GPIOs.1 : Disable0 : Enable
STRAP_DEBUG_BUS_GPIO_ENABLE# ( RS880M use DAC_VSYNC)
1 = Memory Side port Not available0 = Memory Side port available
Selects Loading of STRAPS From EEPROM1 : use Default Values0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected
LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)
*
*
SIDE_PORT_EN# ( RS880M use DAC_HSYNC)
Trace at least 15 milLayout Note
ALLOW_LDTSTOP: 1 = LDTSTOP# can be asserted 0 = LDTSTOP# has to be de-asserted
3.3V, 110mA
1.8V, 4mA
1.8V, 20mA
UMA: DAC_CLK and DATA with 5V-tolerant.not need level shift
GREEN/BLUE: Connected to GND through two separate150- 1% resistors.RED: Connected to GND through two separate 133- 1%resistors.(For match resistor on CRT/B 150- 1%)
UMA DAC Signal:
Trace at least 10 mil 1.8V, 15mA
1.8V, 300mA
1.8V, 120mA
1.8V, 20mA
1.8V, 20mA
1.1V, 65mAUMA_SPM
DIS
9/15
9/15
9/16
9/22
0106-2
9/22
9/22
10/8220R, 0.3A
220R, 0.3A
220R, 0.3A
220R, 2A
220R, 0.3A
9/25
11/6
10/2
10/7
10/8
10/8
11/12-4
1119-1
1119-1
1119-3
1119-3
1120-6
1231-2
0225-1
12
C1313
SC
4D
7U
6D
3V
3K
X-G
P
UMA/DIS
C1313
SC
4D
7U
6D
3V
3K
X-G
P
UMA/DIS1
2 EC1302SC180P50V2JN-1GP
EC1302SC180P50V2JN-1GP
1 2R1319 150R2F-1-GPR1319 150R2F-1-GP
1 2
R1317
0R2J-2-GP
UMAR1317
0R2J-2-GP
UMA
VDDA18HTPLLH17
SYSRESET#D8
POWERGOODA10
LDTSTOP#C10
ALLOW_LDTSTOPC12
REFCLK_P/OSCINE11
PLLVDDA12
HPD D10
DDC_CLK0/AUX0PA8DDC_DATA0/AUX0NB8
THERMALDIODE_P AE8
THERMALDIODE_N AD8
I2C_CLKB9
STRP_DATAB10
GFX_REFCLKPT2
GFX_REFCLKNT1
GPP_REFCLKPU1
GPP_REFCLKNU2
PLLVDD18D14
PLLVSSB12
TXOUT_L0P A22
TXOUT_L0N B22
TXOUT_L1P A21
TXOUT_L1N B21
TXOUT_L2P B20
TXOUT_L2N A20
TXOUT_L3P A19
TXOUT_U0P B18
TXOUT_L3N B19
TXOUT_U0N A18
TXOUT_U1P A17
TXOUT_U1N B17
TXOUT_U2P D20
TXOUT_U2N D21
TXOUT_U3P D18
TXOUT_U3N D19
TXCLK_LP B16
TXCLK_LN A16
TXCLK_UP D16
TXCLK_UN D17
VDDLTP18 A13
VSSLTP18 B13
C_PrE17
YF17
COMP_PbF15
REDG18
TMDS_HPD D9I2C_DATAA9
TESTMODE D13
HT_REFCLKNC24HT_REFCLKPC25
SUS_STAT# D12
GREENE18
BLUEE19
DAC_VSYNCB11DAC_HSYNCA11
DAC_RSETG14
AVDD1F12
AVDD2E12
REDbG17
GREENbF18
AVDDDIF14
AVSSDIG15
AVDDQH15
AVSSQH14
VDDLT18_2 B15
VDDLT33_1 A14
VDDLT33_2 B14
VSSLT1 C14
VSSLT2 D15
VDDLT18_1 A15
VSSLT3 C16
VSSLT4 C18
VSSLT5 C20
LVDS_DIGON E9
LVDS_BLON F7
LVDS_ENA_BL G12
VSSLT6 E20
VDDA18PCIEPLL1D7
VDDA18PCIEPLL2E7
BLUEbF19
AUX_CALC8
GPPSB_REFCLKPV4
GPPSB_REFCLKNV3
DDC_DATA1/AUX1NA7DDC_CLK1/AUX1PB7
DAC_SCLF8
DAC_SDAE8
REFCLK_NF11
VSSLT7 C22
RESERVEDG11
PART 3 OF 6
PM
CL
OC
Ks
PL
L P
WR
MIS.
CR
T/T
VO
UT
LV
TM
U1C
RS880M-1-GP
PART 3 OF 6
PM
CL
OC
Ks
PL
L P
WR
MIS.
CR
T/T
VO
UT
LV
TM
U1C
RS880M-1-GP
12
R13134K7R2F-GP
R13134K7R2F-GP
12
R13144K7R2J-2-GP
R13144K7R2J-2-GP
1 2R1333
0R3J-0-U-GP
UMAR1333
0R3J-0-U-GP
UMA
1 2
L1301
BLM15AG221SS1D-GP
L1301
BLM15AG221SS1D-GP
12
C1305
SC
D1U
10V
2K
X-5
GP
C1305
SC
D1U
10V
2K
X-5
GP
1 2R1328 150R2F-1-GP
UMAR1328 150R2F-1-GP
UMA
12
C1315
SC
D1U
10V
2K
X-5
GP
DY
C1315
SC
D1U
10V
2K
X-5
GP
DY
A11
GND2
A23 Y2 4VCC 5
Y1 6
U1301
NC7WZ07P6X-1GP
U1301
NC7WZ07P6X-1GP
1 2R1322 0R2J-2-GPDYR1322 0R2J-2-GPDY
12
C1310
SC
D1U
10V
2K
X-5
GP
UMA
C1310
SC
D1U
10V
2K
X-5
GP
UMA
12
C1309SC2D2U6D3V3KX-GP
UMA/DIS
C1309SC2D2U6D3V3KX-GP
UMA/DIS
1 TP1308TP1308
12 3
4
RN1301
SRN10KJ-5-GP
UMA
RN1301
SRN10KJ-5-GP
UMA
12
R1305
3K
R2J-2
-GP
DY
R1305
3K
R2J-2
-GP
DY
12
C1306
SC
D1U
10V
2K
X-5
GP
UMA/DIS
C1306
SC
D1U
10V
2K
X-5
GP
UMA/DIS
1 2
R13160R0402-PADR13160R0402-PAD
12
R13151KR2J-1-GPR13151KR2J-1-GP
12
R1344
0R3J-0-U-GP
UMAR1344
0R3J-0-U-GP
UMA
12
C1312
SC
1U
6D
3V
2K
X-G
P
UMA/DIS
C1312
SC
1U
6D
3V
2K
X-G
P
UMA/DIS
12
R1302
3K
R2J-2
-GP
SPM_Disable
R1302
3K
R2J-2
-GP
SPM_Disable
1TP1307TP1307
12
R1309300R2J-4-GP
R1309300R2J-4-GP
1 2
L1307
BLM15AG221SS1D-GP
UMAL1307
BLM15AG221SS1D-GP
UMA
1 2R1341 0R0402-PADR1341 0R0402-PAD
12
C1303
SC
D1U
10V
2K
X-5
GP
C1303
SC
D1U
10V
2K
X-5
GP
12
C1302
SC
1U
6D
3V
2K
X-G
P
C1302
SC
1U
6D
3V
2K
X-G
P
12
C1301
SC
22U
6D
3V
5M
X-2
GP
C1301
SC
22U
6D
3V
5M
X-2
GP
1 2R1306 715R2F-GPR1306 715R2F-GP 1 2L1305
BLM15AG221SS1D-GPUMAL1305BLM15AG221SS1D-GPUMA
12
C1314
SC
D1U
10V
2K
X-5
GP
C1314
SC
D1U
10V
2K
X-5
GP
12
R13213KR2J-2-GPDY
R13213KR2J-2-GPDY
12
R13182KR2J-1-GPR13182KR2J-1-GP
1 2R1343
0R0603-PAD
R1343
0R0603-PAD
12
R13112K2R2J-2-GP
R13112K2R2J-2-GP
12
C1304
SC
2D
2U
6D
3V
3K
X-G
P
C1304
SC
2D
2U
6D
3V
3K
X-G
P
12
C1311
SC
2D
2U
6D
3V
3K
X-G
P
UMA/DIS
C1311
SC
2D
2U
6D
3V
3K
X-G
P
UMA/DIS
1 2R1342
0R3J-0-U-GP
UMAR1342
0R3J-0-U-GP
UMA
1TP1305TP1305
12
R1320
1K
8R
2F
-GP
R1320
1K
8R
2F
-GP
12
C1307
SC
1U
6D
3V
2K
X-G
P
UMA/DIS
C1307
SC
1U
6D
3V
2K
X-G
P
UMA/DIS
1 2R1326 150R2F-1-GPUMAR1326 150R2F-1-GPUMA
1TP1306TP1306
1 2L1306PBY160808T-221Y-N-GPUMAL1306PBY160808T-221Y-N-GPUMA
1 2R1327 150R2F-1-GP
UMAR1327 150R2F-1-GP
UMA
12EC1301
SC180P50V2JN-1GPEC1301
SC180P50V2JN-1GP
12
C1308SC2D2U6D3V3KX-GP
UMA/DIS
C1308SC2D2U6D3V3KX-GP
UMA/DIS
12
R1303
3K
R2J-2
-GP
R1303
3K
R2J-2
-GP
12
R13124K7R2F-GP
R13124K7R2F-GP
12
R1304
3K
R2J-2
-GP
SPM_Enable
R1304
3K
R2J-2
-GP
SPM_Enable
1 2
L1308
BLM15AG221SS1D-GP
UMAL1308
BLM15AG221SS1D-GP
UMA
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SPM_BA0
SPM_BA2SPM_BA1
SPM_CAS#SPM_RAS#
MEM_COMPNMEM_COMPP
SPM_WE#SPM_CS#
SPM_ODTSPM_CKE
SPM_CLKP
SPM_A6
SPM_A11SPM_A10
SPM_A5SPM_A4
SPM_A0
SPM_A12SPM_A13
SPM_A9SPM_A8SPM_A7
SPM_A3SPM_A2SPM_A1
SPM_CLKN
SPM_DQ9SPM_DQ8
SPM_DQ1
SPM_DQ12SPM_DQ11SPM_DQ10
SPM_DQS0PSPM_DQS0N
SPM_DQ15SPM_DQ14SPM_DQ13
SPM_DQS1PSPM_DQS1N
SPM_DQ3SPM_DQ2
SPM_DM0SPM_DM1
SPM_DQ5SPM_DQ4
IOPLLVDD18IOPLLVDD
SPM_DQ7SPM_DQ6
SPM_DQ0
SPM_VREF0
SPM_VREF1SPM_VREF0
SPM_VREF2
SPM_CS#
SPM_DQ7
SPM_BA2
SPM_DQ10
SPM_CAS#
SPM_DQ14
SPM_CLKPSPM_CLKN
SPM_BA0SPM_BA1
SPM_A4SPM_A5
SPM_DQ0
SPM_DQ12
SPM_DQ9
SPM_RAS#
SPM_VREF1SPM_VREF2
SPM_A10SPM_A11
SPM_A6SPM_A7SPM_A8SPM_A9
SPM_DQ2
SPM_DQ4
SPM_DQ15
SPM_CKE
SPM_A13SPM_A12
SPM_DQ1
SPM_DQS1PSPM_DQS1N
SPM_DQ6
SPM_DQ11
SPM_DM1SPM_DM0
SPM_DQ5
SPM_DQ13
SPM_A0SPM_A1
SPM_ZQ
SPM_DQ3
SPM_ODT
SPM_DQ8
SPM_WE#
SPM_DQS0PSPM_DQS0N
SPM_A2SPM_A3
IOPLLVDD18
IOPLLVDD
MEM_VDDQMEM_VDDQ
MEM_VDDQ
+1.5V_RUNMEM_VDDQ
MEM_VDDQ
MEM_VDDQ
+1.8V_RUN
+1.1V_RUN
MEM_VDDQSP_DDR3_RST# (21)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_SidePort_(3/4)
A3
14 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_SidePort_(3/4)
A3
14 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_SidePort_(3/4)
A3
14 95Thursday, March 04, 2010
<Core Design>
SSID = N.B
1.8V(0.015A) for IOPLLVDD18
1.1V(0.026A) for IOPLLVDD
9/15
1.5V(0.35A) for IOPLLVDD
10/7
1231-1
1231-1
12
R1407
1K
R3F
-GP
UMA_SPM
R1407
1K
R3F
-GP
UMA_SPM
12
C1406
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1406
SC
D1U
10V
2K
X-5
GP
UMA_SPM 12
C1410
SC
D1U
10V
2K
X-5
GPUMA_SPM
C1410
SC
D1U
10V
2K
X-5
GPUMA_SPM1
2
C1407
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1407
SC
D1U
10V
2K
X-5
GP
UMA_SPM
12
R1402
1K
R3F
-GP
UMA_SPM
R1402
1K
R3F
-GP
UMA_SPM
12
C1408
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1408
SC
D1U
10V
2K
X-5
GP
UMA_SPM
1 2R1401 100R2F-L1-GP-UDYR1401 100R2F-L1-GP-UDY
12
R1403
1K
R3F
-GP
UMA_SPM
R1403
1K
R3F
-GP
UMA_SPM
12
C1401
SC
2D
2U
6D
3V
3K
X-G
P
UMA_SPM
C1401
SC
2D
2U
6D
3V
3K
X-G
P
UMA_SPM
1 2
L1402
0R0402-PAD
L1402
0R0402-PAD
1 2R1408 243R2F-2-GP
UMA_SPMR1408 243R2F-2-GP
UMA_SPM
12
C1412
SC
10U
6D
3V
5K
X-1
GP
UMA_SPM
C1412
SC
10U
6D
3V
5K
X-1
GP
UMA_SPM
MEM_A0AB12
MEM_A1AE16
MEM_A2V11
MEM_A3AE15
MEM_A4AA12
MEM_A5AB16
MEM_A6AB14
MEM_A7AD14
MEM_A8AD13
MEM_A9AD15
MEM_A10AC16
MEM_A11AE13
MEM_A12AC14
MEM_A13Y14
MEM_BA0AD16
MEM_BA1AE17
MEM_BA2AD17
MEM_RAS#W12
MEM_CAS#Y12
MEM_WE#AD18
MEM_CS#AB13
MEM_CKEAB18
MEM_ODTV14
MEM_CKPV15
MEM_CKNW14
MEM_DM0 W17
MEM_DM1/DVO_D8 AE19
MEM_DQS0P/DVO_IDCKP Y17
MEM_DQS0N/DVO_IDCKN W18
MEM_DQS1P AD20
MEM_DQS1N AE21
MEM_DQ0/DVO_VSYNC AA18
MEM_DQ1/DVO_HSYNC AA20
MEM_DQ2/DVO_DE AA19
MEM_DQ3/DVO_D0 Y19
MEM_DQ4 V17
MEM_DQ5/DVO_D1 AA17
MEM_DQ6/DVO_D2 AA15
MEM_DQ7/DVO_D4 Y15
MEM_DQ8/DVO_D3 AC20
MEM_DQ9/DVO_D5 AD19
MEM_DQ10/DVO_D6 AE22
MEM_DQ11/DVO_D7 AC18
MEM_DQ12 AB20
MEM_DQ13/DVO_D9 AD22
MEM_DQ14/DVO_D10 AC22
MEM_DQ15/DVO_D11 AD21
MEM_COMPPAE12
MEM_COMPNAD12 MEM_VREF AE18
IOPLLVDD18 AE23
IOPLLVSS AD23
IOPLLVDD AE24
SBD_MEM/DVO_I/F
PAR 4 OF 6
U1D
RS880M-1-GP
SBD_MEM/DVO_I/F
PAR 4 OF 6
U1D
RS880M-1-GP
12
R1405
1K
R3F
-GP
UMA_SPM
R1405
1K
R3F
-GP
UMA_SPM
12
C1402
SC
2D
2U
6D
3V
3K
X-G
P
UMA_SPM
C1402
SC
2D
2U
6D
3V
3K
X-G
P
UMA_SPM
1 2
R1412
0R3J-0-U-GP
UMA_SPM
R1412
0R3J-0-U-GP
UMA_SPM
12
C1404
SC
D1U
10V
2K
X-5
GPUMA_SPM
C1404
SC
D1U
10V
2K
X-5
GPUMA_SPM
1 2R1410 40D2R2F-GP
UMA_SPMR1410 40D2R2F-GP
UMA_SPM
12
R141110KR2J-3-GP
UMA_SPM
R141110KR2J-3-GP
UMA_SPM
12
C1403
SC
D1U
10V
2K
X-5
GPUMA_SPM/DIS_NOSPM
C1403
SC
D1U
10V
2K
X-5
GPUMA_SPM/DIS_NOSPM
12
R1406
1K
R3F
-GP
UMA_SPM
R1406
1K
R3F
-GP
UMA_SPM
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
U1401
K4W1G1646E-HC12-GP
UMA_SPM_Samsung
U1401
K4W1G1646E-HC12-GP
UMA_SPM_Samsung1
2
C1414
SC
1U
6D
3V
2K
X-G
P
UMA_SPM
C1414
SC
1U
6D
3V
2K
X-G
P
UMA_SPM
12
R1404
1K
R3F
-GP
UMA_SPM
R1404
1K
R3F
-GP
UMA_SPM 12
C1411
SC
10U
6D
3V
5K
X-1
GP
UMA_SPM
C1411
SC
10U
6D
3V
5K
X-1
GP
UMA_SPM
12
C1409
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1409
SC
D1U
10V
2K
X-5
GP
UMA_SPM
1 2
L1401
0R0402-PAD
L1401
0R0402-PAD
12
C1405
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1405
SC
D1U
10V
2K
X-5
GP
UMA_SPM
12
C1413
SC
1U
6D
3V
2K
X-G
P UMA_SPM
C1413
SC
1U
6D
3V
2K
X-G
P UMA_SPM
12
C1415
SC
D1U
10V
2K
X-5
GP
DY
C1415
SC
D1U
10V
2K
X-5
GP
DY
1 2R1409 40D2R2F-GPUMA_SPMR1409 40D2R2F-GPUMA_SPM
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.2V_RUN_VDDHTTX
+1.1V_RUN_VDDHT
+1.1V_RUN_VDDHTRX
+1.8V_RUN_VDDA18PCIE
VDD_MEM_SDP
VDD18_MEM
+1.8V_RUN
+1.8V_RUN
+1.1V_RUN
+1.1V_RUN
+1.1V_RUN
+NB_VDDC
+1.1V_RUN
+3.3V_RUN
+1.1V_RUN_VDDPCIE
+1.8V_RUN
+1.5V_RUN
+1.1V_RUN+NB_VDDC
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_PWR&GD_(4/4)
A3
15 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_PWR&GD_(4/4)
A3
15 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
AMD-RS880M_PWR&GD_(4/4)
A3
15 95Thursday, March 04, 2010
<Core Design>
SSID = N.B
1.1V(0.6A) for VDDHT
20 mils
1.1V(0.7A) for VDDHTRX
1.1V(0.4A) for VDDHTTX
15 mils
1.8V(0.7A) for VDDA18PCIE
40 mils
1.8V(0.01A) for VDD18
Layout Note
40 mils
40 mils
15 mils
+NB_VCORE
550 mils
130 mils
Layout Note
1.1V(2.5A) for VDDPCIE
3.3V(0.06A) for VDD33
0.95~1.1V(12A) for VDDC
SBD MEM ENABLE
9/11
1.5V(0.1A) for VDD_MEM
1.8V(0.025A) for VDD18
9/15
15 mils
15 mils220R, 2A
10/5
10/8 10/8
1117-2
1119-1
1215-1
1231-1
0104-1
1231-2
1231-2
1231-2 1231-2
1231-2 1231-2
1231-2
1231-2
12
C1525
SC
D1U
10V
2K
X-5
GP
C1525
SC
D1U
10V
2K
X-5
GP
12
C1514
SC
4D
7U
6D
3V
3K
X-G
P
C1514
SC
4D
7U
6D
3V
3K
X-G
P
12
C1524
SC
D1U
10V
2K
X-5
GP
DYC
1524
SC
D1U
10V
2K
X-5
GP
DY
12
C1522
SC
D1U
10V
2K
X-5
GP
DY
C1522
SC
D1U
10V
2K
X-5
GP
DY
12
C1517
SC
D1U
10V
2K
X-5
GP
C1517
SC
D1U
10V
2K
X-5
GP
1 2
G1504
GAP-CLOSE-PWR-3-GP
G1504
GAP-CLOSE-PWR-3-GP
12
C1542
SC
1U
10V
3K
X-3
GP
UMA/DIS
C1542
SC
1U
10V
3K
X-3
GP
UMA/DIS
12
C1520
SC
D1U
10V
2K
X-5
GP
C1520
SC
D1U
10V
2K
X-5
GP
12
C1503
SC
D1U
10V
2K
X-5
GP
DY
C1503
SC
D1U
10V
2K
X-5
GP
DY
1 2
R1507
PBY160808T-330Y-N-GP
R1507
PBY160808T-330Y-N-GP
12
C1506
SC
D1U
10V
2K
X-5
GP
DY
C1506
SC
D1U
10V
2K
X-5
GP
DY
12
C1540
SC
D1U
10V
2K
X-5
GP
UMA_SPM
C1540
SC
D1U
10V
2K
X-5
GP
UMA_SPM
1 2
G1503
GAP-CLOSE-PWR-3-GP
G1503
GAP-CLOSE-PWR-3-GP
1 2
R1505
0R0603-PAD
R1505
0R0603-PAD
1 2
G1501
GAP-CLOSE-PWR-3-GP
G1501
GAP-CLOSE-PWR-3-GP
1 2
R1503
0R0603-PAD
R1503
0R0603-PAD 12
C1516
SC
D1U
10V
2K
X-5
GP
DY
C1516
SC
D1U
10V
2K
X-5
GP
DY
12
C1519
SC
D1U
10V
2K
X-5
GP
C1519
SC
D1U
10V
2K
X-5
GP
1 2
L1505
PBY160808T-221Y-N-GP
L1505
PBY160808T-221Y-N-GP
12
C1510
SC
1U
6D
3V
2K
X-G
P
DY
C1510
SC
1U
6D
3V
2K
X-G
P
DY
12
C1504
SC
D1U
10V
2K
X-5
GP
DY
C1504
SC
D1U
10V
2K
X-5
GP
DY
12
C1502
SC
D1U
10V
2K
X-5
GP
C1502
SC
D1U
10V
2K
X-5
GP
12
C1527
SC
10U
6D
3V
5K
X-1
GP
C1527
SC
10U
6D
3V
5K
X-1
GP
12
C1533
SC
D1U
10V
2K
X-5
GP
C1533
SC
D1U
10V
2K
X-5
GP
12
C1539
SC
D1U
10V
2K
X-5
GPUMA_SPM
C1539
SC
D1U
10V
2K
X-5
GPUMA_SPM
12
C1532
SC
D1U
10V
2K
X-5
GP
C1532
SC
D1U
10V
2K
X-5
GP
12
C1531
SC
D1U
10V
2K
X-5
GP
DY
C1531
SC
D1U
10V
2K
X-5
GP
DY
1 2
R1502
0R3J-0-U-GP
UMA
R1502
0R3J-0-U-GP
UMA
12
C1530
SC
D1U
10V
2K
X-5
GP
DY
C1530
SC
D1U
10V
2K
X-5
GP
DY
12
C1501
SC
4D
7U
6D
3V
3K
X-G
P
C1501
SC
4D
7U
6D
3V
3K
X-G
P
12
C1541
SC
4D
7U
6D
3V
3K
X-G
PU
MA
_S
PM
/DIS
_N
OS
PM
C1541
SC
4D
7U
6D
3V
3K
X-G
PU
MA
_S
PM
/DIS
_N
OS
PM
1 2
R1508
PBY160808T-330Y-N-GP
R1508
PBY160808T-330Y-N-GP
12
C1526
SC
10U
6D
3V
5K
X-1
GP
C1526
SC
10U
6D
3V
5K
X-1
GP
1 2
R1501
0R0603-PAD
R1501
0R0603-PAD
1 2
G1502
GAP-CLOSE-PWR-3-GP
G1502
GAP-CLOSE-PWR-3-GP1
2
C1513
SC
D1U
10V
2K
X-5
GP
DY
C1513
SC
D1U
10V
2K
X-5
GP
DY
1 2
R1509
PBY160808T-330Y-N-GP
R1509
PBY160808T-330Y-N-GP
1 2
R1510
PBY160808T-330Y-N-GP
R1510
PBY160808T-330Y-N-GP
12
C1538
SC
D1U
10V
2K
X-5
GP
DYC
1538
SC
D1U
10V
2K
X-5
GP
DY
12
C1515
SC
D1U
10V
2K
X-5
GP
DY
C1515
SC
D1U
10V
2K
X-5
GP
DY
1 2
R1511
PBY160808T-330Y-N-GP
R1511
PBY160808T-330Y-N-GP
12
C1509
SC
1U
6D
3V
2K
X-G
P
C1509
SC
1U
6D
3V
2K
X-G
P
12
C1511
SC
4D
7U
6D
3V
3K
X-G
P
C1511
SC
4D
7U
6D
3V
3K
X-G
P
1 2
R1506
0R3J-0-U-GP
UMA_SPM
R1506
0R3J-0-U-GP
UMA_SPM
12
C1512
SC
D1U
10V
2K
X-5
GP
DY
C1512
SC
D1U
10V
2K
X-5
GP
DY
12
C1529
SC
4D
7U
6D
3V
3K
X-G
P
C1529
SC
4D
7U
6D
3V
3K
X-G
P
12
C1505
SC
D1U
10V
2K
X-5
GP
C1505
SC
D1U
10V
2K
X-5
GP
12
C1508
SC
4D
7U
6D
3V
3K
X-G
P
C1508
SC
4D
7U
6D
3V
3K
X-G
P
12
C1534
SC
1U
6D
3V
2K
X-G
P
C1534
SC
1U
6D
3V
2K
X-G
P
12
C1537
SC
D1U
10V
2K
X-5
GPUMA_SPM
C1537
SC
D1U
10V
2K
X-5
GPUMA_SPM
12
C1518
SC
D1U
10V
2K
X-5
GP
C1518
SC
D1U
10V
2K
X-5
GP
12
C1536
SC
D1U
10V
2K
X-5
GP
DY
C1536
SC
D1U
10V
2K
X-5
GP
DY1
2
C1535
SC
D1U
10V
2K
X-5
GP
C1535
SC
D1U
10V
2K
X-5
GP
VDDHT_1J17
VDDHT_2K16
VDDHT_3L16
VDDHT_4M16
VDDHT_5P16
VDDHT_6R16
VDDHT_7T16
VDDHTTX_1AE25
VDDHTTX_2AD24
VDDHTTX_3AC23
VDDHTTX_4AB22
VDDHTTX_5AA21
VDDHTTX_6Y20
VDDHTTX_7W19
VDDHTTX_8V18
VDDHTRX_1H18
VDDHTRX_2G19
VDDHTRX_3F20
VDDHTRX_4E21
VDDHTRX_5D22
VDD18_1F9
VDD18_2G9
VDD18_MEM1AE11
VDD18_MEM2AD11
VDDA18PCIE_1J10
VDDA18PCIE_2P10
VDDA18PCIE_3K10
VDDA18PCIE_10Y9
VDDA18PCIE_11AA9
VDDA18PCIE_12AB9
VDDA18PCIE_13AD9
VDDA18PCIE_14AE9
VDDA18PCIE_6W9
VDDA18PCIE_7H9
VDDPCIE_1 A6
VDDPCIE_2 B6
VDDPCIE_3 C6
VDDPCIE_4 D6
VDDPCIE_5 E6
VDDPCIE_6 F6
VDDPCIE_7 G7
VDDPCIE_8 H8
VDDPCIE_9 J9
VDDA18PCIE_4M10
VDDA18PCIE_5L10
VDDC_1 K12
VDDC_2 J14
VDDC_3 U16
VDDPCIE_11 M9
VDDC_4 J11
VDDC_5 K15
VDDPCIE_10 K9
VDDC_6 M12
VDDC_7 L14
VDDC_8 L11
VDDC_9 M13
VDDC_10 M15
VDDC_11 N12
VDDC_12 N14
VDDC_13 P11
VDDC_14 P13
VDDC_15 P14
VDDC_16 R12
VDDC_17 R15
VDDC_18 T11
VDDC_19 T15
VDDC_20 U12
VDDC_21 T14
VDD33_1 H11
VDD33_2 H12
VDD_MEM1 AE10
VDD_MEM2 AA11
VDD_MEM3 Y11
VDD_MEM4 AD10
VDD_MEM6 AC10VDD_MEM5 AB10
VDDA18PCIE_8T10
VDDC_22 J16
VDDPCIE_12 L9
VDDA18PCIE_9R10
VDDPCIE_13 P9
VDDPCIE_14 R9
VDDPCIE_15 T9
VDDPCIE_16 V9
VDDPCIE_17 U9
VDDA18PCIE_15U10
VDDHTRX_6B23
VDDHTRX_7A23
VDDHTTX_9U17
VDDHTTX_10T17
VDDHTTX_11R17
VDDHTTX_12P17
VDDHTTX_13M17
PART 5/6
PO
WE
R
U1E
RS880M-1-GP
PART 5/6
PO
WE
R
U1E
RS880M-1-GP
12
C1507
SC
D1U
10V
2K
X-5
GP
C1507
SC
D1U
10V
2K
X-5
GP
12
C1528
SC
4D
7U
6D
3V
3K
X-G
P
C1528
SC
4D
7U
6D
3V
3K
X-G
P
VSSAHT1A25
VSSAHT2D23
VSSAHT3E22
VSSAHT4G22
VSSAHT5G24
VSSAHT6G25
VSSAHT7H19
VSSAHT8J22
VSSAHT9L17
VSSAHT10L22
VSSAHT11L24
VSSAHT12L25
VSSAHT13M20
VSSAHT14N22
VSSAHT15P20
VSSAHT16R19
VSSAHT17R22
VSSAHT18R24
VSSAHT19R25
VSSAHT21U22
VSSAHT22V19
VSSAHT23W22
VSSAHT24W24
VSSAHT25W25
VSSAHT26Y21
VSSAHT27AD25
VSS2 D11
VSS3 G8
VSS4 E14
VSS5 E15
VSS7 J12
VSS8 K14
VSS9 M11
VSS10 L15
VSS11L12
VSS12M14
VSS13N13
VSS14P12
VSS15P15
VSS16R11
VSS17R14
VSS18T12
VSS19U14
VSS20U11
VSS21U15
VSS22V12
VSS23W11
VSS24W15
VSS25AC12
VSS26AA14
VSS27Y18
VSS28AB11
VSS29AB15
VSS30AB17
VSS31AB19
VSS32AE20
VSSAPCIE1 A2
VSSAPCIE2 B1
VSSAPCIE3 D3
VSSAPCIE4 D5
VSSAPCIE5 E4
VSSAPCIE6 G1
VSSAPCIE7 G2
VSSAPCIE8 G4
VSSAPCIE9 H7
VSSAPCIE10 J4
VSSAPCIE11 R7
VSSAPCIE12 L1
VSSAPCIE13 L2
VSSAPCIE14 L4
VSSAPCIE15 L7
VSS34K11
VSSAPCIE16 M6
VSSAPCIE17 N4
VSSAPCIE18 P6
VSSAPCIE19 R1
VSSAPCIE20 R2
VSSAPCIE21 R4
VSSAPCIE22 V7
VSSAPCIE23 U4
VSSAPCIE24 V8
VSSAPCIE25 V6
VSSAPCIE26 W1
VSSAPCIE27 W2
VSSAPCIE28 W4
VSSAPCIE29 W7
VSSAPCIE30 W8
VSSAPCIE31 Y6
VSSAPCIE32 AA4
VSSAPCIE33 AB5
VSSAPCIE34 AB1
VSSAPCIE35 AB7
VSSAPCIE36 AC3
VSSAPCIE37 AC4
VSSAPCIE38 AE1
VSSAPCIE39 AE4
VSSAPCIE40 AB2
VSS1 AE14
VSSAHT20H20
VSS33AB21
VSS6 J15
PART 6/6
GR
OU
ND
U1F
RS880M-1-GP
PART 6/6
GR
OU
ND
U1F
RS880M-1-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
16 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
16 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
16 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
17 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
17 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
17 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
M_A_DQ40M_A_DQ41M_A_DQ42M_A_DQ43
M_A_DQ12M_A_DQ13M_A_DQ14M_A_DQ15
M_A_DM4
M_A_DQS3
M_A_DQ0
M_A_DQ44M_A_DQ45M_A_DQ46M_A_DQ47
M_A_DQ16M_A_DQ17M_A_DQ18M_A_DQ19
M_A_DM5
M_A_DQS4
SB_SMBCLK
M_A_DQ48M_A_DQ49M_A_DQ50M_A_DQ51
M_A_DQ20M_A_DQ21M_A_DQ22M_A_DQ23
M_A_DQ1
M_A_DM0
M_A_DM6
M_A_DQS5
M_A_DQ52M_A_DQ53M_A_DQ54M_A_DQ55
M_A_DQ24M_A_DQ25M_A_DQ26M_A_DQ27
M_A_DQ2
M_A_DM1
M_A_DQS6
M_A_DM7
M_A_DQ56M_A_DQ57M_A_DQ58M_A_DQ59
M_A_DQS0
M_A_DQ28M_A_DQ29M_A_DQ30M_A_DQ31
M_A_DQ3
M_A_DQS7
M_A_DM2
M_A_DQ60M_A_DQ61M_A_DQ62M_A_DQ63
M_A_DQ32M_A_DQ33M_A_DQ34M_A_DQ35
M_A_DQS1
M_A_DQ4M_A_DQ5M_A_DQ6M_A_DQ7
M_A_DQ36M_A_DQ37M_A_DQ38M_A_DQ39
M_A_DM3
SB_SMBDATAM_A_DQ8M_A_DQ9M_A_DQ10M_A_DQ11
M_A_DQS2
MEM_MA_ADD0MEM_MA_ADD1MEM_MA_ADD2MEM_MA_ADD3MEM_MA_ADD4MEM_MA_ADD5MEM_MA_ADD6MEM_MA_ADD7MEM_MA_ADD8MEM_MA_ADD9MEM_MA_ADD10MEM_MA_ADD11MEM_MA_ADD12MEM_MA_ADD13MEM_MA_ADD14MEM_MA_ADD15
PM_EXTTS#0
PM_EXTTS#0
SB_SMBCLKSB_SMBDATA
+1.5V_SUS
+1.5V_SUS
+3.3V_RUN
+0.75V_DDR_VTT
+1.5V_SUS
+V_DDR_REF
MEM_MA_WE# (9)MEM_MA_CAS# (9)
DDR3_A_DRAMRST#(9)
MEM_MA0_ODT0(9)MEM_MA0_ODT1(9)
MEM_MA_CKE0 (9)MEM_MA_CKE1 (9)
MEM_MA0_CS#1 (9)
MEM_MA_CLK0_P (9)MEM_MA_CLK0_N (9)
MEM_MA_CLK1_P (9)MEM_MA_CLK1_N (9)
MEM_MA_BANK2(9)
MEM_MA_BANK0(9)MEM_MA_BANK1(9)
MEM_MA_RAS# (9)
M_A_DQ[63..0](9)
MEM_MA0_CS#0 (9)
MEM_MA_ADD[0..15](9)
M_A_DM[7..0] (9)
M_A_DQS#0(9)M_A_DQS#1(9)M_A_DQS#2(9)M_A_DQS#3(9)M_A_DQS#4(9)M_A_DQS#5(9)M_A_DQS#6(9)M_A_DQS#7(9)
M_A_DQS0(9)M_A_DQS1(9)M_A_DQS2(9)M_A_DQS3(9)M_A_DQS4(9)M_A_DQS5(9)M_A_DQS6(9)M_A_DQS7(9)
SB_SMBCLK(19,76)SB_SMBDATA(19,76)
SB_SMBCLK_R (7,21)SB_SMBDATA_R (7,21)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM1
18 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM1
18 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM1
18 95Thursday, March 04, 2010
<Core Design>
Note:
SA0 = 0, SA1 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30
SODIMM A DECOUPLING (ONE CAP PER POWER PIN)
Layout Note:
Place these Caps near
SO-DIMMA.
H =5.2mm
Place these caps
close to VTT1 and
VTT2.
SSID = MEMORY
9/14
3.3V, 2mA
1.5V, 3.5A
0.75V, 0.5A
9/23
9/23
9/23
10/7
62.10017.N41
11/10
1225-1
1231-2
0107-4
0108-3
12
C1812SC
10
U1
0V
5Z
Y-1
GP
DY
C1812SC
10
U1
0V
5Z
Y-1
GP
DY
1 2R18064K7R2J-2-GP DY R18064K7R2J-2-GP DY
12
C1814SC
10
U1
0V
5Z
Y-1
GP
DY
C1814SC
10
U1
0V
5Z
Y-1
GP
DY
1 2C1823 SC10P50V2JN-4GP
DYC1823 SC10P50V2JN-4GP
DY
12
C1
80
8
SC
D1
U1
0V
2K
X-5
GP
C1
80
8
SC
D1
U1
0V
2K
X-5
GP
12
C1
80
6
SC
D1
U1
0V
2K
X-5
GP
C1
80
6
SC
D1
U1
0V
2K
X-5
GP
12
C1817SC
10
U1
0V
5Z
Y-1
GP
DY
C1817SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
81
9
SC
2D
2U
6D
3V
3K
X-G
P
C1
81
9
SC
2D
2U
6D
3V
3K
X-G
P
12
C1
82
0
SC
D1
U1
0V
2K
X-5
GP
DY
C1
82
0
SC
D1
U1
0V
2K
X-5
GP
DY
1 2C1824 SC10P50V2JN-4GPDYC1824 SC10P50V2JN-4GPDY
12
C1
82
2
SC
D1
U1
0V
2K
X-5
GP
DY
C1
82
2
SC
D1
U1
0V
2K
X-5
GP
DY
12 3
4
RN
0R4P2R-PAD
RN1801
RN
0R4P2R-PAD
RN1801
A098
A197
A296
A395
A492
A591
A690
A786
A889
A985
A10/AP107
A1184
A1283
A13119
A1480
A1578
A16/BA279
BA0109
BA1108
DQ05
DQ17
DQ215
DQ317
DQ44
DQ56
DQ616
DQ718
DQ821
DQ923
DQ1033
DQ1135
DQ1222
DQ1324
DQ1434
DQ1536
DQ1639
DQ1741
DQ1851
DQ1953
DQ2040
DQ2142
DQ2250
DQ2352
DQ2457
DQ2559
DQ2667
DQ2769
DQ2856
DQ2958
DQ3068
DQ3170
DQ32129
DQ33131
DQ34141
DQ35143
DQ36130
DQ37132
DQ38140
DQ39142
DQ40147
DQ41149
DQ42157
DQ43159
DQ44146
DQ45148
DQ46158
DQ47160
DQ48163
DQ49165
DQ50175
DQ51177
DQ52164
DQ53166
DQ54174
DQ55176
DQ56181
DQ57183
DQ58191
DQ59193
DQ60180
DQ61182
DQ62192
DQ63194
DQS0#10
DQS1#27
DQS2#45
DQS3#62
DQS4#135
DQS5#152
DQS6#169
DQS7#186
DQS012
DQS129
DQS247
DQS364
DQS4137
DQS5154
DQS6171
DQS7188
ODT0116
ODT1120
VREF_DQ1
VSS2
NP1NP1
NP2NP2
RAS#110
WE#113
CAS#115
CS0#114
CS1#121
CKE073
CKE174
CK0101
CK0#103
CK1102
CK1#104
DM011
DM128
DM246
DM363
DM4136
DM5153
DM6170
DM7187
SDA200
SCL202
VDDSPD199
SA0197
SA1201
VREF_CA126
VDD18124
NC#177
NC#2122
NC#/TEST125
VDD381
VDD482
VDD587
VDD688
VDD793
VDD894
VDD999
VDD10100
VDD13111
VDD14112
VDD15117
VDD16118
VSS3
VSS8
VSS9
VSS13
VSS14
VSS19
VSS20
VSS25
VSS26
VSS31
VSS32
VSS37
VSS38
VSS43
VSS44
VSS48
VSS49
VSS54
VSS55
VSS60
VSS61
VDD175
VSS65
VSS66
VSS71
VSS72
VDD276
VDD11105
VDD12106
VDD17123
VSS127
VSS128
VSS134
VSS133
VSS138
VSS139
VSS144
VSS145
VSS151
VSS150
VSS155
VSS156
VSS161
VSS162
VSS167
VSS168
VSS173
VSS172
VSS179
VSS178
VSS185
VSS184
VSS189
VSS190
VSS195
VSS196
RESET#30
EVENT#198
VSS205
VSS206
VTT1203
VTT2204
DM1
DDR3-204P-41-GP-U
DM1
DDR3-204P-41-GP-U
12
C1
82
5
SC
D1
U1
0V
2K
X-5
GP
C1
82
5
SC
D1
U1
0V
2K
X-5
GP
12
C1813SC
10
U1
0V
5Z
Y-1
GP
DY
C1813SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
80
9
SC
D1
U1
0V
2K
X-5
GP
C1
80
9
SC
D1
U1
0V
2K
X-5
GP
12
C1
80
5
SC
D1
U1
0V
2K
X-5
GP
C1
80
5
SC
D1
U1
0V
2K
X-5
GP
12
C1
81
0
SC
D0
1U
50
V3
KX
-4G
P
C1
81
0
SC
D0
1U
50
V3
KX
-4G
P
12
C1
81
1
SC
D1
U1
0V
2K
X-5
GP
C1
81
1
SC
D1
U1
0V
2K
X-5
GP
12
C1
82
1
SC
D1
U1
0V
2K
X-5
GP
DY
C1
82
1
SC
D1
U1
0V
2K
X-5
GP
DY
12
TC
18
01
SE
33
0U
2V
DM
-L-G
P
TC
18
01
SE
33
0U
2V
DM
-L-G
P
12
C1815SC
10
U1
0V
5Z
Y-1
GP
DY
C1815SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
80
4
SC
D1
U1
0V
2K
X-5
GP
C1
80
4
SC
D1
U1
0V
2K
X-5
GP
12
C1816SC
10
U1
0V
5Z
Y-1
GP
DY
C1816SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
80
7
SC
D1
U1
0V
2K
X-5
GP
C1
80
7
SC
D1
U1
0V
2K
X-5
GP
12
C1
80
2
SC
D1
U1
0V
2K
X-5
GP
C1
80
2
SC
D1
U1
0V
2K
X-5
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MEM_MB_ADD1
M_B_DQ42M_B_DQ41M_B_DQ40
M_B_DQ43
M_B_DQ14M_B_DQ13M_B_DQ12
M_B_DQ15
M_B_DM4
M_B_DQS3
M_B_DQ0
MEM_MB_ADD2
M_B_DQ46M_B_DQ45M_B_DQ44
M_B_DQ47
M_B_DQ19M_B_DQ18M_B_DQ17M_B_DQ16
M_B_DQS4
M_B_DM5
MEM_MB_ADD3
M_B_DQ51M_B_DQ50M_B_DQ49M_B_DQ48
M_B_DQ23M_B_DQ22M_B_DQ21M_B_DQ20
M_B_DQ1
M_B_DM0
MEM_MB_ADD4
M_B_DQS5
M_B_DM6
M_B_DQ53M_B_DQ52
M_B_DQ24
M_B_DQ55M_B_DQ54
M_B_DQ27M_B_DQ26M_B_DQ25
M_B_DQ2
MEM_MB_ADD5
M_B_DM1
M_B_DM7
M_B_DQS6
M_B_DQ57M_B_DQ56
M_B_DQS0
M_B_DQ59M_B_DQ58
M_B_DQ31M_B_DQ30M_B_DQ29M_B_DQ28
MEM_MB_ADD7MEM_MB_ADD6
MEM_MB_ADD11MEM_MB_ADD10MEM_MB_ADD9MEM_MB_ADD8
M_B_DQ3
M_B_DM2
M_B_DQS7
M_B_DQ63M_B_DQ62M_B_DQ61M_B_DQ60
M_B_DQ33M_B_DQ32
M_B_DQ35M_B_DQ34
M_B_DQS1
MEM_MB_ADD12
MEM_MB_ADD15MEM_MB_ADD14MEM_MB_ADD13
M_B_DQ5M_B_DQ4
M_B_DQ7M_B_DQ6
MEM_MB_ADD0
M_B_DQ39M_B_DQ38M_B_DQ37M_B_DQ36
M_B_DM3
M_B_DQ8
M_B_DQ11M_B_DQ10M_B_DQ9
M_B_DQS2
SB_SMBCLKSB_SMBDATA
PM_EXTTS#1
PM_EXTTS#1
+3.3V_RUN
+1.5V_SUS
+3.3V_RUN
+0.75V_DDR_VTT
+1.5V_SUS
+1.5V_SUS
+V_DDR_REF
MEM_MB_WE# (9)
MEM_MB0_CS#0 (9)
DDR3_B_DRAMRST#(9)
MEM_MB_CAS# (9)
MEM_MB0_ODT0(9)MEM_MB0_ODT1(9)
MEM_MB_CKE0 (9)MEM_MB_CKE1 (9)
MEM_MB0_CS#1 (9)
MEM_MB_CLK0_P (9)MEM_MB_CLK0_N (9)
MEM_MB_CLK1_P (9)MEM_MB_CLK1_N (9)
MEM_MB_BANK0(9)
MEM_MB_BANK2(9)
MEM_MB_BANK1(9)
MEM_MB_RAS# (9)
M_B_DQ[63..0](9)
SB_SMBCLK (18,76)SB_SMBDATA (18,76)
MEM_MB_ADD[0..15](9)
M_B_DM[7..0] (9)
M_B_DQS#0(9)
M_B_DQS#2(9)M_B_DQS#1(9)
M_B_DQS#3(9)M_B_DQS#4(9)M_B_DQS#5(9)M_B_DQS#6(9)M_B_DQS#7(9)
M_B_DQS0(9)M_B_DQS1(9)M_B_DQS2(9)M_B_DQS3(9)M_B_DQS4(9)M_B_DQS5(9)M_B_DQS6(9)M_B_DQS7(9)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM2
19 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM2
19 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
DDR3-SODIMM2
19 95Thursday, March 04, 2010
<Core Design>
Note:
SA0 = 0, SA1 = 1
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34
SO-DIMMB is placed farther from
the Processor than SO-DIMMA
Place these caps
close to VTT1 and
VTT2.
SODIMM B DECOUPLING (ONE CAP PER POWER PIN)
Layout Note:
Place these Caps near
SO-DIMMB.
H = 9.2mm
SSID = MEMORY
3.3V, 2mA
1.5V, 3.5A
0.75V, 0.5A
9/14 9/23
9/23
9/23
9/23
10/7
11/10
1231-2
0108-3
12
C1
90
2
SC
D1
U1
0V
2K
X-5
GP
C1
90
2
SC
D1
U1
0V
2K
X-5
GP
12
C1
92
0
SC
D1
U1
0V
2K
X-5
GP
DY
C1
92
0
SC
D1
U1
0V
2K
X-5
GP
DY
12
C1
91
8
SC
2D
2U
6D
3V
3K
X-G
P
C1
91
8
SC
2D
2U
6D
3V
3K
X-G
P
12
C1
90
7
SC
D1
U1
0V
2K
X-5
GP
C1
90
7
SC
D1
U1
0V
2K
X-5
GP
12
C1915SC
10
U1
0V
5Z
Y-1
GP
DY
C1915SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
90
9
SC
D1
U1
0V
2K
X-5
GP
C1
90
9
SC
D1
U1
0V
2K
X-5
GP
12
C1
91
0
SC
D1
U1
0V
2K
X-5
GP
C1
91
0
SC
D1
U1
0V
2K
X-5
GP
1 2R19064K7R2J-2-GP DY R19064K7R2J-2-GP DY
12
C1
90
5
SC
D1
U1
0V
2K
X-5
GP
C1
90
5
SC
D1
U1
0V
2K
X-5
GP
12
C1912SC
10
U1
0V
5Z
Y-1
GP
DY
C1912SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
91
1
SC
D1
U1
0V
2K
X-5
GP
C1
91
1
SC
D1
U1
0V
2K
X-5
GP
12
C1
90
6
SC
D1
U1
0V
2K
X-5
GP
C1
90
6
SC
D1
U1
0V
2K
X-5
GP
12
C1
92
1
SC
D1
U1
0V
2K
X-5
GP
DY
C1
92
1
SC
D1
U1
0V
2K
X-5
GP
DY
12
C1
90
8
SC
D1
U1
0V
2K
X-5
GP
C1
90
8
SC
D1
U1
0V
2K
X-5
GP
12
C1
92
2
SC
D1
U1
0V
2K
X-5
GP
C1
92
2
SC
D1
U1
0V
2K
X-5
GP
12
C1917SC
10
U1
0V
5Z
Y-1
GP
DY
C1917SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1
91
9
SC
D1
U1
0V
2K
X-5
GP
DY
C1
91
9
SC
D1
U1
0V
2K
X-5
GP
DY
12
C1
90
4
SC
D0
1U
50
V3
KX
-4G
P
C1
90
4
SC
D0
1U
50
V3
KX
-4G
P
12
C1914SC
10
U1
0V
5Z
Y-1
GP
DY
C1914SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1913SC
10
U1
0V
5Z
Y-1
GP
DY
C1913SC
10
U1
0V
5Z
Y-1
GP
DY
12
C1916SC
10
U1
0V
5Z
Y-1
GP
DY
C1916SC
10
U1
0V
5Z
Y-1
GP
DY
A098
A197
A296
A395
A492
A591
A690
A786
A889
A985
A10/AP107
A1184
A1283
A13119
A1480
A1578
A16/BA279
BA0109
BA1108
DQ05
DQ17
DQ215
DQ317
DQ44
DQ56
DQ616
DQ718
DQ821
DQ923
DQ1033
DQ1135
DQ1222
DQ1324
DQ1434
DQ1536
DQ1639
DQ1741
DQ1851
DQ1953
DQ2040
DQ2142
DQ2250
DQ2352
DQ2457
DQ2559
DQ2667
DQ2769
DQ2856
DQ2958
DQ3068
DQ3170
DQ32129
DQ33131
DQ34141
DQ35143
DQ36130
DQ37132
DQ38140
DQ39142
DQ40147
DQ41149
DQ42157
DQ43159
DQ44146
DQ45148
DQ46158
DQ47160
DQ48163
DQ49165
DQ50175
DQ51177
DQ52164
DQ53166
DQ54174
DQ55176
DQ56181
DQ57183
DQ58191
DQ59193
DQ60180
DQ61182
DQ62192
DQ63194
DQS0#10
DQS1#27
DQS2#45
DQS3#62
DQS4#135
DQS5#152
DQS6#169
DQS7#186
DQS012
DQS129
DQS247
DQS364
DQS4137
DQS5154
DQS6171
DQS7188
ODT0116
ODT1120
VREF_DQ1
VSS2
NP1NP1
NP2NP2
RAS#110
WE#113
CAS#115
CS0#114
CS1#121
CKE073
CKE174
CK0101
CK0#103
CK1102
CK1#104
DM011
DM128
DM246
DM363
DM4136
DM5153
DM6170
DM7187
SDA200
SCL202
VDDSPD199
SA0197
SA1201
VREF_CA126
VDD18124
NC#177
NC#2122
NC#/TEST125
VDD381
VDD482
VDD587
VDD688
VDD793
VDD894
VDD999
VDD10100
VDD13111
VDD14112
VDD15117
VDD16118
VSS3
VSS8
VSS9
VSS13
VSS14
VSS19
VSS20
VSS25
VSS26
VSS31
VSS32
VSS37
VSS38
VSS43
VSS44
VSS48
VSS49
VSS54
VSS55
VSS60
VSS61
VDD175
VSS65
VSS66
VSS71
VSS72
VDD276
VDD11105
VDD12106
VDD17123
VSS127
VSS128
VSS134
VSS133
VSS138
VSS139
VSS144
VSS145
VSS151
VSS150
VSS155
VSS156
VSS161
VSS162
VSS167
VSS168
VSS173
VSS172
VSS179
VSS178
VSS185
VSS184
VSS189
VSS190
VSS195
VSS196
RESET#30
EVENT#198
VSS205
VSS206
VTT1203
VTT2204
DM2
DDR3-204P-40-GP-U
DM2
DDR3-204P-40-GP-U
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
ALINK_NBRX_SBTX_C_N3
ALINK_NBRX_SBTX_C_P1
ALINK_NBRX_SBTX_C_N2ALINK_NBRX_SBTX_C_P2
ALINK_NBRX_SBTX_C_P3
ALINK_NBRX_SBTX_C_P0ALINK_NBRX_SBTX_C_N0
ALINK_NBRX_SBTX_C_N1
A_RST#_RA_RST#
SB_PCIE_CALRPSB_PCIE_CALRN
LPCCLK1_RLPCCLK0_R
LPC_LAD1
LPC_LAD3LPC_LAD2
LPC_LAD0
TP_LPC_LDRQ0#TP_LPC_LDRQ1#
32K_X1
32K_X2_R
32K_X2_R 32K_X2
32K_X1
25M_X1
25M_X2INTRUDER_ALERT#
TP_PCI_AD29
SB_GPIO46
RTC_CLK
PCIE_RST#_SB
A_RST#
PCI_RST#
25M_X1
25M_X2
PCIE_RST#_SB PLTRST#_LAN_WLAN
SB_PCIE_CLKSB_PCIE_CLK#
PCLK_FWH_R
TP_PCI_AD28
PLTRST#
+1.1V_RUN_PCIE_VDDR
+3.3V_ALW
+RTC_CELL
+3.3V_RUN
ALINK_NBTX_SBRX_P3(12)ALINK_NBTX_SBRX_N2(12)ALINK_NBTX_SBRX_P2(12)
ALINK_NBTX_SBRX_P0(12)
ALINK_NBTX_SBRX_N3(12)
ALINK_NBTX_SBRX_P1(12)ALINK_NBTX_SBRX_N0(12)
ALINK_NBTX_SBRX_N1(12)
ALINK_NBRX_SBTX_N0(12)
ALINK_NBRX_SBTX_P2(12)ALINK_NBRX_SBTX_N1(12)ALINK_NBRX_SBTX_P1(12)
ALINK_NBRX_SBTX_N3(12)ALINK_NBRX_SBTX_P3(12)ALINK_NBRX_SBTX_N2(12)
ALINK_NBRX_SBTX_P0(12)
CPU_LDT_STOP# (10,13)
ALLOW_LDTSTOP (13)
LPC_LFRAME# (37,70)
LPC_LAD0 (37,70)LPC_LAD1 (37,70)LPC_LAD2 (37,70)LPC_LAD3 (37,70)
LPCCLK1 (24)
INT_SERIRQ (37)
CPU_PROCHOT# (10)
RTC_CLK (39)
PLTRST#_EC (37)
PLTRST#_NB_GPU (13,37,80)
PCI_CLK2 (24)PCI_CLK1 (24)
PCI_AD25 (24)PCI_AD26 (24)PCI_AD27 (24)
PCI_AD23 (24)
PM_CLKRUN# (37)
CPU_LDT_RST# (10)
CPU_LDT_PWRGD (10,42)
RTCCLK_KBC (37)
PLTRST#_LAN_WLAN (70,76,78)
PCLK_FWH (24,70)
SB_PCIE_CLK(7)SB_PCIE_CLK#(7)
VDDR_SEL (24,51)
PCLK_KBC (24,37)
PCI_CLK3 (24)
GP_PCIE_RST#(21)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_PCIE&PCI_(1/5)
A3
20 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_PCIE&PCI_(1/5)
A3
20 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_PCIE&PCI_(1/5)
A3
20 95Friday, March 05, 2010
<Core Design>
SSID = S.B
Place R <100mils form
pins AD29,AD28
LPC Bus Routing first connects to
MINICARD then connects to KBC
to EC
STRAP PIN
KBC
GPU,NB
1nd 82.30020.7912nd 82.30020.851
NOTE: SB8XX ONLY SUPPORTS 2 GPPPORT 2 AND 3 IS NOT SUPPORTED. (From CRB)
9/11
9/16
SB820M : 71.SB820.M02
9/22
9/23
9/23
9/23
9/24
9/25
11/6
11/6
11/6
11/12-1
11/12-1
1113-1
1118-2
1119-1
1119-1
1231-1
1231-1
1231-1
11/6
1 2C2006 SCD1U10V2KX-5GPC2006 SCD1U10V2KX-5GP1 2C2005 SCD1U10V2KX-5GPC2005 SCD1U10V2KX-5GP
1 2R2024 22R2J-2-GPR2024 22R2J-2-GP
1 234
X2002X-32D768KHZ-38GPU
X2002X-32D768KHZ-38GPU
1 2X2001
XTAL-25MHZ-96GP
X2001
XTAL-25MHZ-96GP
1 2C2004 SCD1U10V2KX-5GPC2004 SCD1U10V2KX-5GP
1 2C2008 SCD1U10V2KX-5GPC2008 SCD1U10V2KX-5GP
12
R201420MR3-GP
R201420MR3-GP
1TP2009TP2009
1 2C2001 SC150P50V2KX-GPC2001 SC150P50V2KX-GP
1 2C2003 SCD1U10V2KX-5GPC2003 SCD1U10V2KX-5GP
12
R2028
0R2J-2-GP
DYR2028
0R2J-2-GP
DY
1 2C2007 SCD1U10V2KX-5GPC2007 SCD1U10V2KX-5GP
1TP2001TP2001
12 3
4RN2008
SRN22-3-GP
RN2008
SRN22-3-GP
1 2C2012
SC15P50V2JN-2-GPC2012
SC15P50V2JN-2-GP
12
R2005
0R0402-PAD
R2005
0R0402-PAD
12
C2014SC12P50V2JN-3GP
C2014SC12P50V2JN-3GP
1TP2006TP2006
1 2R2002 590R2F-GPR2002 590R2F-GP
12
C2015SC12P50V2JN-3GPC2015SC12P50V2JN-3GP
1TP2008TP2008
12
C2017
SC
D1U
10V
2K
X-5
GP
DY
C2017
SC
D1U
10V
2K
X-5
GP
DY
B1
A2
GND3Y 4
VCC 5
U2001
74LVC1G08GW-1-GP
DYU2001
74LVC1G08GW-1-GP
DY
12
R202522R2J-2-GPR202522R2J-2-GP
12
C2013SC150P50V2KX-GPDY
C2013SC150P50V2KX-GPDY
12
R2008
0R0402-PAD
R2008
0R0402-PAD
1 2C2009 SCD1U10V2KX-5GPC2009 SCD1U10V2KX-5GP
1 TP2004TP2004
1 2R2018 10R2J-2-GPR2018 10R2J-2-GP
12
C2010
SC
D1U
10V
2K
X-5
GP
DY
C2010
SC
D1U
10V
2K
X-5
GP
DY
1 2R2017 1MR2J-1-GPR2017 1MR2J-1-GP
1 2C2018 SC10P50V2JN-4GP
DYC2018 SC10P50V2JN-4GP
DY
12
R202610KR2J-3-GPR202610KR2J-3-GP
1 2R2029 22R2J-2-GPDYR2029 22R2J-2-GPDY
1 2
R20210R0402-PADR20210R0402-PAD
1TP2005TP2005
12
R2016
0R0402-PAD
R2016
0R0402-PAD
1 2R2007 2KR2F-3-GPR2007 2KR2F-3-GP
1TP2007TP2007
1 2C2011
SC18P50V2JN-1-GPC2011
SC18P50V2JN-1-GP
1 2C2002 SCD1U10V2KX-5GPC2002 SCD1U10V2KX-5GP
A_RST#L1
A_RX2PAC24
A_RX2NAC25
A_RX3PAB25
A_TX3NAB27A_TX3PAB26A_TX2NAB28A_TX2PAB29
A_RX1PAD25
A_RX1NAD24
A_RX0PAE24
A_RX0NAE23
A_TX1NAC29A_TX1PAC28A_TX0NAD27A_TX0PAD26
PCIE_RCLKP/NB_LNK_CLKPM23
PCIE_RCLKN/NB_LNK_CLKNP23
PCIE_CALRPAD29
PCIE_CALRNAD28
GPP_CLK1NN28
VDDBT_RTC_G B1
GPP_CLK0NL28
GPP_CLK2PM29
CPU_HT_CLKNT21
GPP_CLK2NM28
SLT_GFX_CLKPV23
CPU_HT_CLKPV21
PCICLK0 W2
PCICLK1/GPO36 W1
PCICLK2/GPO37 W3
PCICLK3/GPO38 W4
PCIRST# V2
CBE0# AA8
CBE1# AD5
CBE2# AD8
CBE3# AA10
FRAME# AE8
DEVSEL# AB9
IRDY# AJ3
TRDY# AE7
PAR AC5
STOP# AF5
PERR# AE6
REQ0# AE11
REQ1#/GPIO40 AH5
REQ2#/CLK_REQ8#/GPIO41 AH4
REQ3#/CLK_REQ5#/GPIO42 AC12
GNT0# AD12
GNT1#/GPO44 AJ5
GNT2#/GPO45 AH6
GNT3#/CLK_REQ7#/GPIO46 AB12
SERR# AE4
CLKRUN# AB11
LAD0 J27
LAD1 J26
LAD2 H29
LAD3 H28
LFRAME# G28
LDRQ0# J25
SERIRQ/GPIO48 AB19
PCICLK4/14M_OSC/GPO39 Y1
LPCCLK0 H24
LPCCLK1 H25
AD0/GPIO0 AA1
AD1/GPIO1 AA4
AD2/GPIO2 AA3
AD3/GPIO3 AB1
AD4/GPIO4 AA5
AD5/GPIO5 AB2
AD6/GPIO6 AB6
AD7/GPIO7 AB5
AD8/GPIO8 AA6
AD9/GPIO9 AC2
AD10/GPIO10 AC3
AD12/GPIO12 AC1
AD13/GPIO13 AD1
AD14/GPIO14 AD2
AD15/GPIO15 AC6
AD16/GPIO16 AE2
AD17/GPIO17 AE1
AD18/GPIO18 AF8
AD19/GPIO19 AE3
AD20/GPIO20 AF1
AD21/GPIO21 AG1
AD22/GPIO22 AF2
AD23/GPIO23 AE9
AD24/GPIO24 AD9
AD25/GPIO25 AC11
AD26/GPIO26 AF6
AD27/GPIO27 AF4
AD28/GPIO28 AF3
AD29/GPIO29 AH2
AD30/GPIO30 AG2
AD31/GPIO31 AH3
AD11/GPIO11 AC4
LDRQ1#/CLK_REQ6#/GPIO49 AA18
GPP_CLK1PN29
RTCCLK D2
A_RX3NAB24
INTE#/GPIO32 AJ6
INTF#/GPIO33 AG6
INTG#/GPIO34 AG4
INTH#/GPIO35 AJ4
LOCK# AD7
NB_HT_CLKPT26
GPP_CLK3NV25
INTRUDER_ALERT# B2
NB_DISP_CLKPU29
14M_25M_48M_OSCL25
GPP_CLK0PL29
NB_HT_CLKNT27
SLT_GFX_CLKNT23
GPP_CLK3PT25
25M_X1L26
25M_X2L27
NB_DISP_CLKNU28
GPP_CLK4PL24
GPP_CLK4NL23
GPP_CLK5PP25
GPP_CLK5NM25
GPP_CLK6PP29
GPP_CLK6NP28
GPP_CLK7PN26
GPP_CLK7NN27
GPP_CLK8PT29
GPP_CLK8NT28
GPP_TX0PAA28
GPP_TX0NAA29
GPP_TX1PY29
GPP_TX1NY28
GPP_TX2PY26
GPP_TX2NY27
GPP_TX3PW28
GPP_TX3NW29
GPP_RX0PAA22
GPP_RX0NY21
GPP_RX1PAA25
GPP_RX1NAA24
GPP_RX2PW23
GPP_RX2NV24
GPP_RX3PW24
GPP_RX3NW25
PCIE_RST#P1
ALLOW_LDTSTP/DMA_ACTIVE# G21
LDT_RST# J24
32K_X1 C1
32K_X2 C2
PROCHOT# H21
LDT_STP# G22LDT_PG K19
PC
I E
XP
RE
SS
IN
TE
RF
AC
ES
Part 1 of 5
PC
I IN
TE
RF
AC
ELP
CR
TC
PC
I C
LK
S
CLO
CK
GE
NE
RA
TO
R
CP
U
U2A
SB820M-1-GP
PC
I E
XP
RE
SS
IN
TE
RF
AC
ES
Part 1 of 5
PC
I IN
TE
RF
AC
ELP
CR
TC
PC
I C
LK
S
CLO
CK
GE
NE
RA
TO
R
CP
U
U2A
SB820M-1-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB_RCOMP
USB_PP5USB_PN5
GBE_COLGBE_CRS
GBE_MDIO
GBE_RXERR
GBE_PHY_INTR
GBE_CRSGBE_COL
GBE_PHY_INTR
GPO160SPI_CS2#
USB_OC#2_3USB_OC#0_1
TP_PCI_PME#
SUS_STAT#SB_TEST0
SB_TEST2SB_TEST1
PM_PWRBTN#_R
SIO_EXT_WAKE#
SMB_CLKSMB_DATA
SIO_EXT_SCI#
PCIE_WAKE#
SB_TEST1
SB_TEST0
SB_TEST2
KBC_RSMRST#
PM_RSMRST#_R
SB_GPIO51
ACZ_BIT_CLK
ACZ_RST#_RACZ_SYNC_R
SB_SDIN_CODEC
ACZ_BIT_CLK
SB_THERMTRIP#
USB_PP1USB_PN1
SCL2SDA2
SCL2SDA2
SYS_RESET#
SP_VRAM_SEL
GEVENT7#
CLK_REQ2#
SMB_CLKSMB_DATA
SB_OSCINSB_OSCIN
TALERT#
USB_OC7#USB_OC6#
USB_OC4#USB_OC3#USB_OC2#
TP_DEBUG_DATTP_DEBUG_CLK
GP_PCIE_RST# GP_PCIE_RST#
GBE_MDIOGBE_RXERR
USB_48M_CLK
SP_VRAM_SEL
SIO_EXT_SMI#
SB_SMBCLK_RSB_SMBDATA_R
SB_SMBDATA_RSB_SMBCLK_R
SIO_RCIN#
+3.3V_ALW
+3.3V_ALW
+3.3V_RUN
USB_PN11 (54)USB_PP11 (54)
USB_PN10 (78)USB_PP10 (78)
USB_PN9 (73)USB_PP9 (73)
USB_PN4 (76)USB_PP4 (76)
USB_PN3 (77)USB_PP3 (77)
USB_PN2 (77)USB_PP2 (77)
SB_GPO200 (24)SB_GPO199 (24)
CPU_SID (10)CPU_SIC (10)
USB_OC#2_3(63)USB_OC#0_1(63)
SIO_A20GATE(37)SIO_RCIN#(37)SIO_EXT_SCI#(37)
PM_PWRBTN#(37)
PM_SLP_S3#(37,41,42,49,52,89)PM_SLP_S5#(37,49)
SB_PWRGD(7,41)
SIO_EXT_SMI#(37)
PCIE_WAKE#(76)
NB_PWRGD(41)
KBC_RSMRST#(37)
ACZ_SPKR(30)
SB_AZ_CODEC_RST#(30)
SB_AZ_CODEC_SDOUT(30)
SB_AZ_CODEC_SYNC(30)
SB_AZ_CODEC_BITCLK(30)
SB_SDIN_CODEC(30)
H_THERMTRIP#(10,37,39,42,82)
SIO_EXT_WAKE#(37)
USB_PN0 (76)USB_PP0 (76)
SUS_STAT#(13)
ACZ_SDATAOUT_R(24)
USB_PN1 (76)USB_PP1 (76)
USB_PP5 (76)USB_PN5 (76)
SP_DDR3_RST#(14)
USB_48M_CLK (7)
SB_14M_CLK(7)
TALERT#(10,39)
GP_PCIE_RST#(20)
SB_SMBCLK_R(7,18)SB_SMBDATA_R(7,18)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_USB&GPIO_(2/5)
A3
21 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_USB&GPIO_(2/5)
A3
21 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_USB&GPIO_(2/5)
A3
21 95Thursday, March 04, 2010
<Core Design>
SSID = S.B
13 RESERVED
USB0 (I/O Board/ESATA)
12 RESERVED
USB1 (I/O Board)
10
0
11
USB3 (CRT Board)
Pair
4
USB
5
2
3
1
Device
RESERVED6
7
8
9
RESERVED
BLUETOOTH
USB2 (CRT Board)
CARD READER
RESERVED
CAMERA (LVDS CONN)
WLAN USB
EC Not Implemented
Strap Pin / define to use LPC or SPI ROM
GbE MAC Not Enabled
EC Not Implemented
Close SB
WWAN USB
Not use
9/16
9/16
9/22
9/22
9/22
9/23
9/23
9/23
9/23
9/23
9/24
9/25
10/1
10/7 10/7
0225-4
1116-3
1119-5
1231-1
1231-1
0113-1
1 2 R21082K2R2J-2-GPDY R21082K2R2J-2-GPDY
1TP2113TP2113
1 2 33R2J-2-GPR2120 33R2J-2-GPR2120
1TP2127TP2127
1TP2129TP2129
1 2 R211810KR2J-3-GPDY R211810KR2J-3-GPDY
1 2 R211910KR2J-3-GPDY R211910KR2J-3-GPDY
1 2 R21330R2J-2-GP
VRAMUMA_SPM_Hynix
R21330R2J-2-GP
VRAMUMA_SPM_Hynix
1 2 R213210KR2J-3-GPR213210KR2J-3-GP
12 EC2101SC180P50V2JN-1GPDY EC2101SC180P50V2JN-1GPDY
1 2 33R2J-2-GPR2121 33R2J-2-GPR2121
1 2R210211K8R2F-GPR210211K8R2F-GP
12
EC
2103
SC
180P
50V
2JN
-1G
P
DY
EC
2103
SC
180P
50V
2JN
-1G
P
DY
1TP2132TP2132
1TP2135TP2135
1 2
R2131
0R2J-2-GPUMA_SPM
R2131
0R2J-2-GPUMA_SPM
12
C2105SCD047U10V2KX-2GPC2105SCD047U10V2KX-2GP
1234 5
678
RN2102
SRN10KJ-6-GP
RN2102
SRN10KJ-6-GP
1TP2134TP2134
1 2R2124 10KR2J-3-GPR2124 10KR2J-3-GP
1 2R21060R0402-PAD R21060R0402-PAD
12 3
4
RN2104
SRN10KJ-5-GP
RN2104
SRN10KJ-5-GP
1 2 33R2J-2-GPR2123 33R2J-2-GPR2123
1 2R2109 0R0402-PADR2109 0R0402-PAD
1TP2131TP2131
1 2C2102 SC180P50V2JN-1GPDYC2102 SC180P50V2JN-1GPDY
12
EC
2102
SC
180P
50V
2JN
-1G
P
DY
EC
2102
SC
180P
50V
2JN
-1G
P
DY
12 3
4
RN2101
SRN4K7J-8-GP
RN2101
SRN4K7J-8-GP
1TP2116TP2116
1 2 R21102K2R2J-2-GPDY R21102K2R2J-2-GPDY
1 2R21280R2J-2-GP
DYR21280R2J-2-GP
DY
1 2R21110R0402-PADR21110R0402-PAD
1TP2130TP2130
1TP2133TP2133
1 2 R211310KR2J-3-GPR211310KR2J-3-GP
12
C2101
SC
D1U
10V
2K
X-5
GP
DY
C2101
SC
D1U
10V
2K
X-5
GP
DY
1 2 R211410KR2J-3-GPDY R211410KR2J-3-GPDY
1 2 R211510KR2J-3-GPR211510KR2J-3-GP
12
C2104
SC
D1U
10V
2K
X-5
GP
C2104
SC
D1U
10V
2K
X-5
GP
12
C2103
SC
D1U
10V
2K
X-5
GP
C2103
SC
D1U
10V
2K
X-5
GP
1 2 33R2J-2-GPR2122 33R2J-2-GPR2122
1 2 R211710KR2J-3-GPDY R211710KR2J-3-GPDY
1TP2120TP2120
USBCLK/14M_25M_48M_OSC A10
USB_OC6#/IR_TX1/GEVENT6#D1
USB_HSD5P D16
USB_HSD5N C16
USB_HSD4P B14
USB_HSD4N A14
USB_HSD3P E18
USB_HSD3N E16
USB_HSD2P J16
USB_HSD2N J18
USB_HSD1P B17
USB_HSD1N A17
USB_HSD0P A16
USB_HSD0N B16
USB_OC4#/IR_RX0/GEVENT16#D4
USB_OC3#/AC_PRES/TDO/GEVENT15#E8
USB_OC1#/TDI/GEVENT13#E7USB_OC2#/TCK/GEVENT14#F7
USB_HSD7P G12
USB_HSD7N G14
USB_HSD6P G16
USB_HSD6N G18
USB_OC0#/TRST#/GEVENT12#F8
DDR3_RST#/GEVENT7#H4
CLK_REQ4#/SATA_IS0#/GPIO64AD19
AZ_SDIN3/GPIO170M4
PCI_PME#/GEVENT4#J2
RI#/GEVENT22#K1
SLP_S3#F1
SLP_S5#H1
PWR_BTN#F2
PWR_GOODH5
SUS_STAT#G6
GBE_LED1/GEVENT9#D7GBE_LED0/GPIO183D5
GA20IN/GEVENT0#AD21
KBRST#/GEVENT1#AE21
THRMTRIP#/SMBALERT#/GEVENT2#J6
LPC_PME#/GEVENT3#K2
LPC_SMI#/GEVENT23#J29
GEVENT5#H2
SYS_RESET#/GEVENT19#J1
WAKE#/GEVENT8#H6
RSMRST#G1
CLK_REQ3#/SATA_IS1#/GPIO63AA16
NB_PWRGDAC19
SMARTVOLT1/SATA_IS2#/GPIO50AB21
SMARTVOLT2/SHUTDOWN#/GPIO51AJ21
SPKR/GPIO66AF19
SCL0/GPIO43AD22
SDA0/GPIO47AE22
CLK_REQ2#/FANIN4/GPIO62AH21
CLK_REQ1#/FANOUT4/GPIO61AB18
GBE_CRST4GBE_COLT1
AZ_SYNCN2
USB_HSD9P A13
USB_HSD9N B13
USB_HSD8P D13
USB_HSD8N C13
IR_LED#/LLB#/GPIO184E1
IR_RX1/GEVENT20#F3
USB_OC5#/IR_TX0/GEVENT17#E4
BLINK/USB_OC7#/GEVENT18#H3
SCL1/GPIO227F5
SDA1/GPIO228F4
CLK_REQ0#/SATA_IS3#/GPIO60AC18
AZ_SDIN2/GPIO169M1
AZ_SDIN0/GPIO167L2
SATA_IS4#/FANOUT3/GPIO55AF20
SATA_IS5#/FANIN3/GPIO59AE19
USB_FSD1P/GPIO186 J10
USB_FSD1N H11
USB_FSD0P/GPIO185 H9
USB_FSD0N J8
USB_HSD11P E14
USB_HSD11N E12
USB_HSD10P J12
USB_HSD10N J14
KSO_17/GPIO226 B22
EC_PWM0/EC_TIMER0/GPIO197 F25
SCL2/GPIO193 D25
SDA2/GPIO194 F23
SCL3_LV/GPIO195 B26
SDA3_LV/GPIO196 E26
EC_PWM1/EC_TIMER1/GPIO198 E22
EC_PWM2/EC_TIMER2/GPIO199 F22
EC_PWM3/EC_TIMER3/GPIO200 E21
KSI_0/GPIO201 G24
KSI_1/GPIO202 G25
KSI_2/GPIO203 E28
KSI_3/GPIO204 E29
KSI_4/GPIO205 D29
KSI_5/GPIO206 D28
KSI_6/GPIO207 C29
KSI_7/GPIO208 C28
PS2_DAT/SDA4/GPIO187E23
PS2_CLK/SCL4/GPIO188E24
SPI_CS2#/GBE_STAT2/GPIO166F21
FC_RST#/GPO160G29
PS2KB_DAT/GPIO189D27
PS2KB_CLK/GPIO190F28
PS2M_DAT/GPIO191F29
PS2M_CLK/GPIO192E27
KSO_16/GPIO225 A22
KSO_0/GPIO209 B28
KSO_1/GPIO210 A27
KSO_2/GPIO211 B27
KSO_3/GPIO212 D26
KSO_4/GPIO213 A26
KSO_5/GPIO214 C26
KSO_6/GPIO215 A24
KSO_7/GPIO216 B25
KSO_8/GPIO217 A25
KSO_9/GPIO218 D24
KSO_10/GPIO219 B24
KSO_11/GPIO220 C24
KSO_12/GPIO221 B23
KSO_13/GPIO222 A23
KSO_14/GPIO223 D22
KSO_15/GPIO224 C22
USB_HSD13P B12
USB_HSD13N A12
USB_HSD12P F11
USB_HSD12N E11
GBE_TXD2P9GBE_TXD3M5
GBE_MDCKL6
GBE_MDIOL5
GBE_RXCLKT9
AZ_BITCLKM3
AZ_SDOUTN1
AZ_SDIN1/GPIO168M2
AZ_RST#P2
GBE_RXCTL/RXDVT5
GBE_RXERRV5
GBE_TXCLKP5
GBE_RXD0U2
GBE_RXD2U3GBE_RXD3U1
GBE_TXCTL/TXENM7
GBE_PHY_PDP4
GBE_PHY_RST#M9
GBE_PHY_INTRV7
SPI_CS3#/GBE_STAT1/GEVENT21#D3
GBE_LED2/GEVENT10#G5
GBE_TXD1T7
GBE_RXD1T2
GBE_TXD0P7
GBE_STAT0/GEVENT11#K3
TEST0B3
TEST1/TMSC4
TEST2F6
CLK_REQG#/GPIO65/OSCIN/IDLEEXT#AA20
USB_RCOMP G19
US
B 2
.0
Part 4 of 5
AC
PI
/ W
AK
E U
P E
VE
NT
SG
PIO
HD
AU
DIO
US
B O
CU
SB
1.1
US
B M
ISC
EM
BE
DD
ED
CT
RL
EM
BE
DD
ED
CT
RL
GB
E L
AN
U2D
SB820M-1-GP
US
B 2
.0
Part 4 of 5
AC
PI
/ W
AK
E U
P E
VE
NT
SG
PIO
HD
AU
DIO
US
B O
CU
SB
1.1
US
B M
ISC
EM
BE
DD
ED
CT
RL
EM
BE
DD
ED
CT
RL
GB
E L
AN
U2D
SB820M-1-GP
1TP2117TP2117
1 2 R211610KR2J-3-GPDY R211610KR2J-3-GPDY
1 2 R21122K2R2J-2-GPDY R21122K2R2J-2-GPDY
1TP2101TP2101
12 3
4
RN2103
SRN10KJ-5-GP
RN2103
SRN10KJ-5-GP
SATA_TXN1_CSATA_TXP1_C
SATA_X1
SATA_X2
SATA_CALP
SATA_RXN1_CSATA_RXP1_C
SATA_TXN0_CSATA_TXP0_C
SATA_RXN0_CSATA_RXP0_C
SATA_CALN
SATA_X1
SATA_X2
TEMPIN0TEMPIN1TEMPIN2
VIN3
VIN0VIN1VIN2
VIN7
MEM_1V5VIN5VIN6
VIN3
TEMPIN3
TEMPIN3
SATA_RXP2SATA_RXN2
SATA_TXN2_CSATA_TXP2_C
TEMPIN2
TEMPIN0TEMPIN1
VIN0VIN1
VIN2
VIN7VIN6VIN5
+1.1V_RUN_AVDD_SATA
+3.3V_ALW
+3.3V_ALW
+3.3V_ALW
SATA_TXP1(59)SATA_TXN1(59)
SATA_RXP1(59)SATA_RXN1(59)
SATA_TXP0(59)SATA_TXN0(59)
SATA_RXP0(59)SATA_RXN0(59)
SATA_LED#(66)
SATA_TXP2(76)SATA_TXN2(76)
SATA_RXP2(76)SATA_RXN2(76)
MEM_1V5 (51)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_SATA-IDE_(3/5)
A3
22 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_SATA-IDE_(3/5)
A3
22 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_SATA-IDE_(3/5)
A3
22 95Thursday, March 04, 2010
<Core Design>
Very Close
to SB820
SSID = S.B
PLACE SATA AC DECOUPLING CAPS CLOSE TO SB820M
SATA ODD
XTAL1'nd 82.30020.8512'nd 82.30020.791
SATA HDD
SPI ROM in KBC side
If use as GPIO, need to pull up to 1.8V_RUN
GPIOD[150:128] are open drain GPIO pins where as GPO160 is an open drain GPO pin. These pins are not programmed to GPIO mode by default.
E-SATA
9/15
9/16
9/22
9/24
10/1
10/6
10/9
10/9
1116-1
1119-1
Move to P.51
1 2C2208 SCD01U50V2ZY-1GPC2208 SCD01U50V2ZY-1GP
1234 5
678
RN2202
SRN10KJ-6-GP
RN2202
SRN10KJ-6-GP
1 2C2211 SCD01U50V2ZY-1GPC2211 SCD01U50V2ZY-1GP
1 2C2207 SCD01U50V2ZY-1GPC2207 SCD01U50V2ZY-1GP
1234 5
678
RN2201
SRN10KJ-6-GP
RN2201
SRN10KJ-6-GP
1 2C2214 SCD01U50V2ZY-1GPC2214 SCD01U50V2ZY-1GP
1234 5
678
RN2203
SRN10KJ-6-GP
RN2203
SRN10KJ-6-GP
1 2
C2209
SC12P50V2JN-3GP
DYC2209
SC12P50V2JN-3GP
DY
1 2R2202 931R2F-1-GPR2202 931R2F-1-GP
1 2C2202 SCD01U50V2ZY-1GPC2202 SCD01U50V2ZY-1GP
1 2
C2210
SC12P50V2JN-3GP
DYC2210
SC12P50V2JN-3GP
DY
1 2C2204 SCD01U50V2ZY-1GPC2204 SCD01U50V2ZY-1GP
12
X2201
XT
AL-2
5M
HZ
-102-G
P
DY
X2201
XT
AL-2
5M
HZ
-102-G
P
DY
1 2C2203 SCD01U50V2ZY-1GPC2203 SCD01U50V2ZY-1GP
FC_CLK AH28
FC_FBCLKOUT AG28
FC_FBCLKIN AF26
FC_INT1/GPIOD144 AF29
FC_OE#/GPIOD145 AF28
FC_AVD#/GPIOD146 AG29
FC_INT2/GPIOD147 AH27
FC_WE#/GPIOD148 AG26
FC_CE1#/GPIOD149 AF27
FC_CE2#/GPIOD150 AE29
FC_ADQ0/GPIOD128 AJ27
FC_ADQ1/GPIOD129 AJ26
FC_ADQ2/GPIOD130 AH25
FC_ADQ3/GPIOD131 AH24
FC_ADQ4/GPIOD132 AG23
FC_ADQ5/GPIOD133 AH23
FC_ADQ6/GPIOD134 AJ22
FC_ADQ7/GPIOD135 AG21
FC_ADQ8/GPIOD136 AF21
FC_ADQ9/GPIOD137 AH22
FC_ADQ10/GPIOD138 AJ23
FC_ADQ11/GPIOD139 AF23
FC_ADQ12/GPIOD140 AJ24
FC_ADQ13/GPIOD141 AJ25
FC_ADQ14/GPIOD142 AG25
FC_ADQ15/GPIOD143 AH26
SATA_TX2PAG12
SATA_TX2NAF12
SATA_RX2PAH12SATA_RX2NAJ12
SATA_TX3PAH14
SATA_TX3NAJ14
SATA_RX3PAF14SATA_RX3NAG14
SATA_TX0PAH9
SATA_TX0NAJ9
SATA_RX0NAJ8
SATA_RX0PAH8
SATA_TX1PAH10
SATA_TX1NAJ10
SATA_RX1NAG10
SATA_RX1PAF10
SATA_CALRNAA14
SATA_X1AD16
SATA_X2AC16
SATA_ACT#/GPIO67AD11
FANOUT1/GPIO53 W6
FANOUT2/GPIO54 Y9
FANIN0/GPIO56 W7
FANIN1/GPIO57 V9
FANIN2/GPIO58 W8
VIN0/GPIO175 A3
VIN1/GPIO176 B4
VIN2/GPIO177 A4
VIN3/GPIO178 C5
VIN4/GPIO179 A7
VIN5/GPIO180 B7
VIN6/GBE_STAT3/GPIO181 B8
VIN7/GBE_LED3/GPIO182 A8
TEMPIN0/GPIO171 B6
TEMPIN1/GPIO172 A6
TEMPIN2/GPIO173 A5
TEMPIN3/TALERT#/GPIO174 B5
FANOUT0/GPIO52 W5
TEMP_COMM C7
SATA_TX4PAG17
SATA_TX4NAF17
SATA_RX4NAJ17
SATA_RX4PAH17
SATA_TX5PAJ18
SATA_TX5NAH18
SATA_RX5NAH19
SATA_RX5PAJ19
SPI_DI/GPIO164J5
SPI_DO/GPIO163E2
SPI_CLK/GPIO162K4
SPI_CS1#/GPIO165K9
ROM_RST#/GPIO161G2
NC2#Y2 Y2NC#G27 G27
SATA_CALRPAB14
FLA
SH
Part 2 of 5
SE
RIA
L A
TA
SP
I R
OM H
W M
ON
ITO
R
U2B
SB820M-1-GP
FLA
SH
Part 2 of 5
SE
RIA
L A
TA
SP
I R
OM H
W M
ON
ITO
R
U2B
SB820M-1-GP
1 2R22011KR2F-3-GP
R22011KR2F-3-GP
12
R2204
10M
R2J-L
-GP
DY R2204
10M
R2J-L
-GP
DY
1 2C2205 SCD01U50V2ZY-1GPC2205 SCD01U50V2ZY-1GP
1 2C2201 SCD01U50V2ZY-1GPC2201 SCD01U50V2ZY-1GP
1 2C2206 SCD01U50V2ZY-1GPC2206 SCD01U50V2ZY-1GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3VALW_VDDIO_AZ
1.1V_ALW_VDDPL 3.3V_RUN_VDDPL
3.3V_RUN_VDDPL
1.1V_ALW_VDDPL
3.3V_ALW_VDDXL
3.3V_ALW_VDDXL
+3.3V_RUN
+1.8V_RUN
+3.3V_RUN
+3.3V_SB_VDDIO
+1.1V_RUN +1.1V_RUN_PCIE_VDDR
+3.3V_RUN
+3.3V_VDDPL_PCIE
+1.8V_SB_VDDIO_FC
+3.3V_VDDPL_SATA
+1.1V_RUN +1.1V_RUN_AVDD_SATA
+3.3V_ALW +3.3V_AVDD_USB
+1.1V_ALW +1.1V_AVDD_USB
+1.1V_RUN
+1.1V_RUN+1.1V_RUN_SB_CLKGEN
+3.3V_ALW
+1.1V_ALW
+3.3V_ALW
+1.1V_ALW+1.1V_ALW_VDDR_USB
+1.1V_ALW +3.3V_RUN+3.3V_ALW
+3.3V_ALW
+3.3V_AVDD_USB
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_POWER&GND_(4/5)
A3
23 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_POWER&GND_(4/5)
A3
23 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_POWER&GND_(4/5)
A3
23 95Thursday, March 04, 2010
<Core Design>
SSID = S.B78mA
0.15mA
220R, 2A
11mA
690mA
15mA
1350mA
534mA
790mA
382mA
GBE PHY not used
49mA
113mA
58mA
65mA 46mA
16mA
12mA
88mA
15mA
5mA
220R, 0.3A
9/15
9/15
9/15
9/17
9/17
Removed
220R, 0.3A
33R, 3A
220R, 0.3A
33R, 3A
220R, 0.3A
220R, 0.3A220R, 0.3A220R, 0.3A
Removed
10/1
1119-1
1119-1
1119-1
1119-1
1231-1
1231-1
1231-1
1231-1
12
C2332
SC
D1U
10V
2K
X-5
GP
C2332
SC
D1U
10V
2K
X-5
GP
12
TC
2304
SC
10U
6D
3V
5K
X-1
GP
TC
2304
SC
10U
6D
3V
5K
X-1
GP
1 2
R2302
0R0603-PAD
R2302
0R0603-PAD
12
C2325
SC
2D
2U
6D
3V
3K
X-G
P
C2325
SC
2D
2U
6D
3V
3K
X-G
P
1 2
L2312
BLM15AG221SS1D-GP
L2312
BLM15AG221SS1D-GP
12
C2311
SC
10U
6D
3V
5K
X-1
GP
C2311
SC
10U
6D
3V
5K
X-1
GP
12
C2308
SC
D1U
10V
2K
X-5
GP
DY
C2308
SC
D1U
10V
2K
X-5
GP
DY
12
C2336
SC
10U
6D
3V
5K
X-1
GP
C2336
SC
10U
6D
3V
5K
X-1
GP
1 2
L2309
BLM15AG221SS1D-GP
L2309
BLM15AG221SS1D-GP
1 2R2303
0R0402-PADR2303
0R0402-PAD
12
C2339
SC
10U
6D
3V
5K
X-1
GP
C2339
SC
10U
6D
3V
5K
X-1
GP
12
C2347
SC
D1U
10V
2K
X-5
GP
C2347
SC
D1U
10V
2K
X-5
GP
12
C2304
SC
D1U
10V
2K
X-5
GP
C2304
SC
D1U
10V
2K
X-5
GP
12
C2337
SC
1U
6D
3V
2K
X-G
P
C2337
SC
1U
6D
3V
2K
X-G
P
12
C2329
SC
2D
2U
6D
3V
3K
X-G
P
C2329
SC
2D
2U
6D
3V
3K
X-G
P
12
TC
2302
SC
10U
6D
3V
5K
X-1
GP
TC
2302
SC
10U
6D
3V
5K
X-1
GP
12
C2328
SC
1U
6D
3V
2K
X-G
P
C2328
SC
1U
6D
3V
2K
X-G
P
12
C2350
SC
2D
2U
6D
3V
3K
X-G
P
C2350
SC
2D
2U
6D
3V
3K
X-G
P
1 2
L2303
PBY160808T-330Y-N-GP
L2303
PBY160808T-330Y-N-GP
12
C2303
SC
D1U
10V
2K
X-5
GP
DY
C2303
SC
D1U
10V
2K
X-5
GP
DY
12
C2326
SC
D1U
10V
2K
X-5
GP
DY
C2326
SC
D1U
10V
2K
X-5
GP
DY
12
C2345
SC
D1U
10V
2K
X-5
GP
DY
C2345
SC
D1U
10V
2K
X-5
GP
DY
1 2
L2301
BLM15AG221SS1D-GP
L2301
BLM15AG221SS1D-GP
1 2
L2305
PBY160808T-330Y-N-GP
L2305
PBY160808T-330Y-N-GP
12
C2330
SC
1U
6D
3V
2K
X-G
P
DY
C2330
SC
1U
6D
3V
2K
X-G
P
DY
1 2
L2304
BLM15AG221SS1D-GP
L2304
BLM15AG221SS1D-GP
1 2
L2308
BLM15AG221SS1D-GP
L2308
BLM15AG221SS1D-GP
VSS E5
VSS A28
VSS J7
VSS R13
VSS R17
VSS AJ2
VSS V19
VSS F24
VSS N15
VSS H7
VSS P10
VSS V11
VSS U15
VSS M18
VSS M11
VSS L12
VSS L18
VSS P3
VSS V4
VSS AB7
VSS AC9
VSS V8
VSS W9
VSS B29
VSS U4
VSS Y18
VSS Y12
VSS Y11
VSS A2
VSS Y10
VSS W10
VSSIO_SATAAH16
VSSIO_USBK14
VSSIO_SATAAE12
VSSIO_SATAAG8
VSSIO_USBK16
VSS AJ28
VSS AD6
VSSIO_SATAAH13
VSSIO_SATAY16
VSSIO_SATAAB16
VSSIO_SATAY14
VSSIO_SATAAJ11
VSSIO_SATAAC14
VSSIO_SATAAH7
VSSIO_SATAAE14
VSSIO_SATAAF16
VSSIO_SATAAF9
VSSIO_SATAAF11
VSSIO_SATAAJ7
VSSIO_USBK18
VSSIO_SATAAH11
VSSIO_USBD10
VSSIO_USBD17
VSSIO_USBB9VSSIO_USBK11
VSSIO_USBD12
VSSIO_USBD14
VSSIO_USBB10
VSSIO_USBH18
VSSIO_USBF9
VSSIO_USBH16
VSSIO_USBJ11
VSSIO_USBF12
VSSIO_USBF14
VSSIO_USBJ19
VSSIO_USBF18VSSIO_USBG11
VSSIO_USBH14
VSSIO_USBA9
VSSIO_USBK12
VSS T10
VSSIO_USBH12
VSS E6
VSS AD4
VSS E25
VSSIO_USBF16
VSSIO_USBE9
VSSPL_SYS M20
VSSIO_PCIECLKM22
VSSIO_PCIECLK H23
VSSIO_PCIECLKJ23
VSSIO_PCIECLK AB23
VSSIO_PCIECLKP22
VSSIO_PCIECLKP26VSSIO_PCIECLKP24
VSSIO_PCIECLK AA23VSSIO_PCIECLK AA21VSSIO_PCIECLK H26
VSS N4
VSSIO_PCIECLK AC26
VSSIO_PCIECLK AD23
VSSIO_PCIECLK AA26
VSSIO_PCIECLKP20VSSIO_PCIECLKP21
VSSIO_PCIECLKM24
VSS D23
VSSIO_PCIECLKM26
VSS P6
VSS M12
VSS AF25
VSS G8
VSS V10
VSS J4
VSS G9
VSS AA11
VSS AA12
VSS G4
VSSIO_SATAAF13
EFUSEY4
VSSAN_HWMD8
VSSIO_PCIECLK AE26
VSSIO_USBH19
VSSIO_PCIECLK Y20
VSSIO_PCIECLK W21
VSSIO_PCIECLK W20
VSSIO_PCIECLKT20
VSSIO_PCIECLKT22
VSSIO_PCIECLKT24
VSSIO_PCIECLKV20
VSS L4
VSS L8
VSSXLM19
VSS AH29
VSSIO_PCIECLK K20VSSIO_PCIECLK L21
VSSIO_USBC9
VSSIO_USBD9
VSSIO_SATAAJ16VSSIO_SATAAJ13
GR
OU
ND
Part 5 of 5
U2E
SB820M-1-GP
GR
OU
ND
Part 5 of 5
U2E
SB820M-1-GP
12
C2322
SC
D1U
10V
2K
X-5
GP
DY
C2322
SC
D1U
10V
2K
X-5
GP
DY
12
C2341
SC
D1U
10V
2K
X-5
GP
DY
C2341
SC
D1U
10V
2K
X-5
GP
DY
12
C2340
SC
10U
10V
5Z
Y-1
GP
C2340
SC
10U
10V
5Z
Y-1
GP
12
C2301
SC
D1U
10V
2K
X-5
GP
C2301
SC
D1U
10V
2K
X-5
GP
12
C2318
SC
1U
6D
3V
2K
X-G
P
DY
C2318
SC
1U
6D
3V
2K
X-G
P
DY
12
C2323
SC
2D
2U
6D
3V
3K
X-G
P
C2323
SC
2D
2U
6D
3V
3K
X-G
P
12
C2327
SC
1U
6D
3V
2K
X-G
P
C2327
SC
1U
6D
3V
2K
X-G
P
12
C2316
SC
D1U
10V
2K
X-5
GP
DY
C2316
SC
D1U
10V
2K
X-5
GP
DY
12
C2321
SC
D1U
10V
2K
X-5
GP
C2321
SC
D1U
10V
2K
X-5
GP
1 2
L2313
BLM15AG221SS1D-GP
L2313
BLM15AG221SS1D-GP
12
C2309
SC
1U
6D
3V
2K
X-G
P
DY
C2309
SC
1U
6D
3V
2K
X-G
P
DY
1 2
L2307
PBY160808T-221Y-N-GP
L2307
PBY160808T-221Y-N-GP
12
C2302
SC
D1U
10V
2K
X-5
GP
DY
C2302
SC
D1U
10V
2K
X-5
GP
DY
12
TC
2303
SC
10U
6D
3V
5K
X-1
GP
TC
2303
SC
10U
6D
3V
5K
X-1
GP
12
C2315
SC
D1U
10V
2K
X-5
GP
C2315
SC
D1U
10V
2K
X-5
GP
12
C2320
SC
1U
6D
3V
2K
X-G
P
DY
C2320
SC
1U
6D
3V
2K
X-G
P
DY
1 2
L2306
BLM15AG221SS1D-GP
L2306
BLM15AG221SS1D-GP
12
C2314
SC
D1U
10V
2K
X-5
GP
DY
C2314
SC
D1U
10V
2K
X-5
GP
DY
1 2
R2301
0R0603-PAD
R2301
0R0603-PAD
12
C2343
SC
2D
2U
6D
3V
3K
X-G
P
C2343
SC
2D
2U
6D
3V
3K
X-G
P
1 2R2304 0R0603-PADR2304 0R0603-PAD
12
C2317
SC
1U
6D
3V
2K
X-G
P
C2317
SC
1U
6D
3V
2K
X-G
P
12
C2338
SC
1U
6D
3V
2K
X-G
P
C2338
SC
1U
6D
3V
2K
X-G
P
12
C2313
SC
2D
2U
6D
3V
3K
X-G
P
C2313
SC
2D
2U
6D
3V
3K
X-G
P
12
C2344
SC
D1U
10V
2K
X-5
GP
C2344
SC
D1U
10V
2K
X-5
GP
12
C2324
SC
2D
2U
6D
3V
3K
X-G
P
C2324
SC
2D
2U
6D
3V
3K
X-G
P
12
C2335
SC
D1U
10V
2K
X-5
GP
C2335
SC
D1U
10V
2K
X-5
GP
12
C2310
SC
1U
6D
3V
2K
X-G
P
C2310
SC
1U
6D
3V
2K
X-G
P
VDDIO_33_PCIGPV6
VDDIO_33_PCIGPAA2
VDDIO_33_PCIGPY19
VDDIO_33_PCIGPAF7
VDDIO_33_PCIGPAH1
VDDIO_33_PCIGPAE5
VDDIO_33_PCIGPAC21
VDDIO_33_PCIGPAA19
VDDIO_33_PCIGPAA9
VDDIO_33_PCIGPAB4
VDDIO_33_PCIGPAC8
VDDIO_33_PCIGPAA7
VDDIO_33_S A21
VDDIO_33_S D21
VDDIO_33_S B21
VDDIO_33_S K10
VDDIO_33_S L10
VDDCR_11_S G26VDDCR_11_S F26
VDDCR_11_USB_S A11
VDDCR_11_USB_S B11
VDDPL_33_SYS M21
VDDPL_11_SYS_S L22
VDDAN_33_USB_SA18
VDDAN_33_USB_SB18
VDDAN_33_USB_SA19
VDDAN_33_USB_SB19
VDDPL_33_USB_S F19
VDDAN_33_USB_SD18VDDAN_33_USB_SC20
VDDAN_33_USB_SA20
VDDAN_33_USB_SD20VDDAN_33_USB_SD19
VDDAN_11_PCIEV27VDDAN_11_PCIEV26
VDDAN_11_PCIEW22
VDDAN_11_PCIEV22
VDDAN_11_PCIEV28
VDDAN_11_PCIEU26
VDDAN_11_PCIEV29
VDDAN_11_SATAAJ20
VDDAN_11_SATAAF18
VDDAN_11_SATAAH20
VDDAN_11_SATAAG19
VDDAN_11_SATAAE18
VDDAN_11_SATAAD18
VDDAN_11_SATAAE16
VDDCR_11 N13
VDDCR_11 R15
VDDCR_11 N17
VDDCR_11 U13
VDDCR_11 U17
VDDCR_11 V12
VDDCR_11 V18
VDDCR_11 W18VDDCR_11 W12
VDDAN_33_USB_SB20
VDDAN_33_USB_SC18
VDDIO_18_FCAE25
VDDIO_18_FCAC22
VDDIO_18_FCAF22
VDDAN_11_CLK K29VDDAN_11_CLK K28
VDDAN_11_CLK K26VDDAN_11_CLK J28
VDDCR_11_GBE_S L9
VDDIO_33_S J9
VDDAN_11_PCIEW26
VDDPL_33_PCIEAE28
VDDPL_33_SATAAD14
VDDAN_33_HWM_S D6
VDDAN_11_CLK J21
VDDAN_11_CLK K21
VDDAN_11_USB_SC11
VDDAN_11_USB_SD11
VDDCR_11_GBE_S L7
VDDIO_GBE_S M6
VDDIO_33_GBE_S M10
VDDIO_GBE_S P8
VDDIO_33_S T6
VDDIO_33_S T8
VDDXL_33_S L20
VDDRF_GBE_S V1
VDDIO_AZ_S M8
VDDIO_18_FCAF24
VDDAN_11_CLK J20
VDDAN_11_CLK J22
VDDAN_33_USB_SE19
Part 3 of 5
POWER
PC
I/G
PIO
I/O
CO
RE
S0
3.3
V_S
5 I
/OC
OR
E S
5
PC
I E
XP
RE
SS
SE
RIA
L A
TA
US
B I
/OP
LL
CLK
GE
N I
/O
FLA
SH
I/O
GB
E L
AN
U2C
SB820M-1-GP
Part 3 of 5
POWER
PC
I/G
PIO
I/O
CO
RE
S0
3.3
V_S
5 I
/OC
OR
E S
5
PC
I E
XP
RE
SS
SE
RIA
L A
TA
US
B I
/OP
LL
CLK
GE
N I
/O
FLA
SH
I/O
GB
E L
AN
U2C
SB820M-1-GP
12
C2349
SC
2D
2U
6D
3V
3K
X-G
P
C2349
SC
2D
2U
6D
3V
3K
X-G
P
12
TC
2301
SC
10U
6D
3V
5K
X-1
GP
TC
2301
SC
10U
6D
3V
5K
X-1
GP
12
C2333
SC
D1U
10V
2K
X-5
GP
C2333
SC
D1U
10V
2K
X-5
GP
12
C2334
SC
D1U
10V
2K
X-5
GP
DY
C2334
SC
D1U
10V
2K
X-5
GP
DY
12
C2342
SC
2D
2U
6D
3V
3K
X-G
P
C2342
SC
2D
2U
6D
3V
3K
X-G
P
12
C2348
SC
2D
2U
6D
3V
3K
X-G
P
C2348
SC
2D
2U
6D
3V
3K
X-G
P
12
C2331
SC
1U
6D
3V
2K
X-G
P
DY
C2331
SC
1U
6D
3V
2K
X-G
P
DY
12
C2319
SC
1U
6D
3V
2K
X-G
P
DY
C2319
SC
1U
6D
3V
2K
X-G
P
DY
12
C2307
SC
D1U
10V
2K
X-5
GP
DY
C2307
SC
D1U
10V
2K
X-5
GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V_RUN +3.3V_ALW
PCI_AD25 (20)VDDR_SEL (20,51)
PCI_AD23 (20)
PCI_AD27 (20)PCI_AD26 (20)
PCI_CLK1(20)
PCLK_FWH(20,70)
PCI_CLK2(20)PCI_CLK3(20)
PCLK_KBC(20,37)LPCCLK1(20)
SB_GPO199(21)SB_GPO200(21)
ACZ_SDATAOUT_R(21)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_STRAPPING_(5/5)
A3
24 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_STRAPPING_(5/5)
A3
24 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
SB820M_STRAPPING_(5/5)
A3
24 95Friday, March 05, 2010
<Core Design>
SSID = S.B
REQUIRED SYSTEM STRAPS
PCI_AD25 PCI_AD23
Note: SB820M has 15K internal PU FOR PCI_AD[27:23]
Enable ILA
AUTORUN
USE DEFAULT
PCIE STRAPS
USE EEPROM
PCIE STRAPS
PCI_AD24
BYPASS FC
PLL
USE PCI
PLL
USE FC
PLL
Disable ILA
AUTORUN
PCI_AD26PCI_AD27
BYPASS
PCI PLL
PULL
HIGH
PULL
LOW
(DEFAULT)(DEFAULT)(DEFAULT)(DEFAULT)(DEFAULT)
Enable PCI
MEM BOOT
Disable PCI
MEM BOOT
DEBUG STRAPS
PCLK_KBC PCLK_FWH
LOW POWER
MODE
PERFORMANCE
MODE
AZ_SDOUT#
DEFAULT
LPCCLK0
DEFAULT
SB_GPO200 , SB_GPO199
H, H = Reserved
ROM TYPE:
H, L = SPI ROM
L, H = LPC ROM DEFAULT
L, L = FWH ROM
PULL
LOW
PULL
HIGH
LPCCLK1
CLKGEN
ENABLED
DEFAULT
CLKGEN
DISABLED
ENABLE EC
DISABLE EC
PCI_CLK2
WatchDOG
(NB_PWRGD)
ENABLED
WatchDog
(NB_PWRGD)
DISABLEDDEFAULT
IGNORE
DEBUG
STRAPS
USE
DEBUG
STRAPS
(PCI_CLK4)(PCI_CLK3)
(Use External)
(Use Internal)
DEFAULT
non_Fusion
CLOCK mode
DEFAULT
Fusion
CLOCK mode
PCI_CLK1
Allow
PCIE GEN2
DEFAULT
Force
PCIE GEN1
USE this pin to determine INT/EXT CLK
REQUIRED STRAPS9/15
9/15
9/22
9/23
1119-1
Removed
12
R2404
10K
R2J-3
-GP
DY
R2404
10K
R2J-3
-GP
DY
12
R2416
10K
R2J-3
-GP
DY
R2416
10K
R2J-3
-GP
DY
12
R2421
10K
R2J-3
-GP
R2421
10K
R2J-3
-GP
12
R2408
2K
2R
2F
-GP
R2408
2K
2R
2F
-GP
12
R2405
10K
R2J-3
-GP
DY
R2405
10K
R2J-3
-GP
DY
12
R2420
10K
R2J-3
-GP
R2420
10K
R2J-3
-GP
12
R2418
10K
R2J-3
-GP
R2418
10K
R2J-3
-GP
12
R2414
2K
2R
2J-2
-GP
DY
R2414
2K
2R
2J-2
-GP
DY
12
R2407
2K
2R
2F
-GP
DY
R2407
2K
2R
2F
-GP
DY
12
R2423
2K
2R
2F
-GP
DYR
2423
2K
2R
2F
-GP
DY
12
R2422
2K
2R
2F
-GP
R2422
2K
2R
2F
-GP
12
R2413
2K
2R
2J-2
-GP
DY
R2413
2K
2R
2J-2
-GP
DY1
2R
2417
10K
R2J-3
-GP
R2417
10K
R2J-3
-GP
12
R2401
10K
R2J-3
-GP
DY
R2401
10K
R2J-3
-GP
DY
12
R2424
10K
R2J-3
-GP
R2424
10K
R2J-3
-GP
12
R2412
2K
2R
2J-2
-GP
DY
R2412
2K
2R
2J-2
-GP
DY
12
R2403
10K
R2J-3
-GP
DY
R2403
10K
R2J-3
-GP
DY
12
R2419
10K
R2J-3
-GP
DY
R2419
10K
R2J-3
-GP
DY
12
R2415
2K
2R
2J-2
-GP
DY
R2415
2K
2R
2J-2
-GP
DY1
2R
2402
10K
R2J-3
-GP
DY
R2402
10K
R2J-3
-GP
DY
12
R2406
10K
R2J-3
-GP
DY
R2406
10K
R2J-3
-GP
DY
12
R2411
2K
2R
2J-2
-GP
DY
R2411
2K
2R
2J-2
-GP
DY
12
R2409
10K
R2J-3
-GP
DY
R2409
10K
R2J-3
-GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
25 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
25 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
25 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
26 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
26 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
26 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
27 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
27 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
27 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
28 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
28 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
28 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
29 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
29 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
29 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SB
_A
Z_
CO
DE
C_
SD
OU
T1
SB_AZ_CODEC_SDOUT
AUD_VREFFLT
AMP_MUTE#
AUD_SPK_L-
CODEC_Q2601_03
SB_AZ_CODEC_SYNC
SB_AZ_CODEC_RST#
SB_AZ_CODEC_SDOUT
AUD_DMIC_IN0AUD_DMIC_CLK
AUD_CAP2
AUD_VREFOUT_C
AUD_SENSE_B
AUD_SPK_R-
AUD_PC_BEEP
SB_SDIN_CODEC_C0
AUD_HP1_JACK_L2
AUD_DVDDCORE
SB_AZ_CODEC_BITCLK
HP_CODEC_MUTE
AUD_HP1_JACK_LAUD_HP1_JACK_R
PUMP_CAPN
AUD_SENSE_A
AUD_SPK_R+
AUD_SENSE_A
CODEC_Q2602_04
AUD_VREFOUT_B
AUD_EXT_MIC_LAUD_EXT_MIC_R
AUD_HP1_JACK_R2
PUMP_CAPP
AMP_MUTE#
KBC_BEEP_R
SB_SPKR_R
AUD_V_B
AUD_SENSE_B
AUD_VREG
AUD_SPK_L+
AMP_MUTE#
AUD_INT_MIC_R_L
+3.3V_RUN
+15V_ALW
+AVDD
+AVDD
+5V_RUN
+3.3V_RUN
+5V_RUN
+3.3V_RUN
+PVDD
+AVDD
AUD_AGND
AUD_AGND
AUD_AGND AUD_AGND AUD_AGND AUD_AGND
AUD_AGNDAUD_AGND
AUD_AGND
AUD_AGND
SB_AZ_CODEC_SYNC(21)
SB_AZ_CODEC_RST#(21)
SB_SDIN_CODEC(21)
SB_AZ_CODEC_BITCLK(21)
SB_AZ_CODEC_SDOUT(21)
AUD_HP1_JD# (60)
EXT_MIC_JD# (60)
INT_MIC_L_R (60)
AUD_SPK_L+ (60)AUD_SPK_L- (60)
AUD_SPK_R- (60)AUD_SPK_R+ (60)
AUD_EXT_MIC_L (60)AUD_EXT_MIC_R (60)
AUD_VREFOUT_B (60)
AMP_MUTE#(37)
ACZ_SPKR (21)
KBC_BEEP (37)
AUD_HP1_JACK_L2 (60)AUD_HP1_JACK_R2 (60)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Audio Codec 92HD79B1A2
30 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Audio Codec 92HD79B1A2
30 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Audio Codec 92HD79B1A2
30 95Thursday, March 04, 2010
<Core Design>
SSID = AUDIO
Close to Pin13
Azalia I/F EMI
Close to codec
AUD_PC_BEEP
Trace width>15 mils
Close to codec
Close to codec
Close to Pin14
From SB
From EC
Reserve
9/17
3.3V, 25mA
84mA
9/23
11/9
1.4A
1129-2
1231-1
1231-1
1231-1
G
SD
Q3001
2N7002A-7-GPDY
Q3001
2N7002A-7-GPDY
12
C3
01
6S
C4
D7
U6
D3
V3
KX
-GP
C3
01
6S
C4
D7
U6
D3
V3
KX
-GP
1 2R3005 60D4R2F-GPR3005 60D4R2F-GP
1 2R3010499KR2F-1-GPR3010499KR2F-1-GP
12
C3019SC1000P50V3JN-GP-UC3019SC1000P50V3JN-GP-U
1 2
C3013
SCD1U10V2KX-5GP
C3013
SCD1U10V2KX-5GP
12
C3
00
5S
CD
1U
10
V2
KX
-5G
PC
30
05
SC
D1
U1
0V
2K
X-5
GP
1 2
C3012
SCD1U10V2KX-5GP
C3012
SCD1U10V2KX-5GP
12
R302120KR2F-L-GPR302120KR2F-L-GP
12
R3013100KR2J-1-GPDY
R3013100KR2J-1-GPDY
12
C3
00
6S
C1
U1
0V
3K
X-3
GP
C3
00
6S
C1
U1
0V
3K
X-3
GP
1TP3001TP3001
12
C3
01
7S
C1
0U
6D
3V
5M
X-3
GP
C3
01
7S
C1
0U
6D
3V
5M
X-3
GP
12
C3
00
9S
C1
U1
0V
3K
X-3
GP
C3
00
9S
C1
U1
0V
3K
X-3
GP
1TP3002TP3002
12
C3014SC2D2U6D3V3KX-GP
C3014SC2D2U6D3V3KX-GP
1 2R3007 2K2R2J-2-GPR3007 2K2R2J-2-GP
12
C3003SC10U6D3V5KX-1GPC3003SC10U6D3V5KX-1GP
1 2R3006 60D4R2F-GPR3006 60D4R2F-GP
12
R301547R2J-2-GPDYR301547R2J-2-GPDY
1 2
R3009120KR2F-L-GPR3009120KR2F-L-GP
12
C3
00
4
SC
D1
U1
0V
2K
X-5
GP
C3
00
4
SC
D1
U1
0V
2K
X-5
GP
1 2
R3003
0R0603-PAD
R3003
0R0603-PAD
12
R30192K49R2F-GPR30192K49R2F-GP
12
C3
01
0S
C1
0U
10
V5
ZY
-1G
PC
30
10
SC
10
U1
0V
5Z
Y-1
GP
1 2
R3004
0R0603-PAD
R3004
0R0603-PAD
12
C3
01
5S
C1
U6
D3
V2
KX
-GP
C3
01
5S
C1
U6
D3
V2
KX
-GP
1 2C3011 SC1U10V3KX-3GPC3011 SC1U10V3KX-3GP
G
DS
Q3004P8503BMG-GP DY
Q3004P8503BMG-GP DY
12
R3014
0R0603-PAD
R3014
0R0603-PAD
12
C3
00
2S
C1
U6
D3
V2
KX
-GP
C3
00
2S
C1
U6
D3
V2
KX
-GP1
2
C3
00
1
SC
D1
U1
0V
2K
X-5
GP
C3
00
1
SC
D1
U1
0V
2K
X-5
GP
12
R3008
10KR2J-3-GP
R3008
10KR2J-3-GP
12
R3017
0R0603-PAD
R3017
0R0603-PAD
1 2
R3002
0R0603-PAD
R3002
0R0603-PAD
G
DS
Q3003P8503BMG-GPDYQ3003P8503BMG-GPDY
1 2
R301620KR2F-L-GPR301620KR2F-L-GP
DVDD_CORE1
DVDD_IO3
DMIC_CLK/GPIO12
DMIC0/GPIO24
SPKR_PORT_D_R-43
SPKR_PORT_D_R+44
PVDD45
DMIC1/GPIO0/SPDIF_OUT_146
HDA_SDO5
HDA_BITCLK6
DVSS7
HDA_SDI8
DVDD9
HDA_SYNC10
HDA_RST#11
SPDIF_OUT_048
EAPD47
MONO_OUT25
AVDD38
AVSS26
PVSS42
AVSS33
AVDD27
PVDD39
SPKR_PORT_D_L-41
VREG37
VREFFILT21
CAP222
HP0_PORT_A_L28
VREFOUT_A_OR_F23
VREFOUT_C24
HP0_PORT_A_R29
CAP-35
CAP+36
SENSE_B14
PORT_E_L15
HP1_PORT_B_L31
PORT_E_R16
PORT_F_L17
AVSS30
PORT_F_R18
PORT_C_L19
PORT_C_R20
PC_BEEP12
HP1_PORT_B_R32
SPKR_PORT_D_L+40
SENSE_A13
V-34
GND49
U3001
92HD79B1A5NLGXTAX-GP
U3001
92HD79B1A5NLGXTAX-GP
G
DS
Q3002P8503BMG-GP DY
Q3002P8503BMG-GP DY
12 R3020
0R0603-PAD
R3020
0R0603-PAD
12
C3
02
0
SC
D1
U1
0V
2K
X-5
GP
DY
C3
02
0
SC
D1
U1
0V
2K
X-5
GP
DY
12
R30182K49R2F-GPR30182K49R2F-GP
G
DS
Q3005P8503BMG-GPDYQ3005P8503BMG-GPDY
12
C3
01
8S
C1
0U
6D
3V
5M
X-3
GP
C3
01
8S
C1
0U
6D
3V
5M
X-3
GP
1 2 33R2J-2-GPR3001 33R2J-2-GPR3001
12
C3
00
8S
CD
1U
10
V2
KX
-5G
PC
30
08
SC
D1
U1
0V
2K
X-5
GP
12
R302239K2R2F-L-GPR302239K2R2F-L-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
31 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
31 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
31 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
32 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
32 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
32 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
33 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
33 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
33 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
34 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
34 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
34 95Thursday, March 04, 2010
<Core Design>
(Blanking)
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
35 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
35 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
35 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
36 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
36 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
36 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EC_SPI_CLK
EC_SPI_DO
KCOL9KCOL10KCOL11KCOL12KCOL13KCOL14
ECSCI#_KBC
EC_SPI_CLK_C
KCOL15KCOL16
ECSWI#_KBC
KROW0KROW1
KBC_VCORF
KCOL1
KROW2
LPC_LAD1
KCOL2
KROW3
LPC_LAD2
KCOL3
VBAT
LPC_LAD3
KCOL4
KROW4KROW5
KCOL5
KBC_PWRBTN_EC#
KCOL6
KROW6
AC_IN#_KBC
KROW7
EC_SPI_DI
KCOL7KCOL8
AD_IA_KBC
EC_SPI_CS#
GPIO02
KCOL0
SIO_A20GATE
E51_RxD
SIO_RCIN#
PLTRST#_EC
PLTRST#_EC
E51_TxDE51_RxD
ECRST#_C
ECRST#
KBC_SDA1
ECSWI#_KBC
ECSMI#_KBC
ECSCI#_KBC
PCLK_KBC
PCB_VER1PCB_VER0
E51_TxD
ECRST#
KBC_SCL1KBC_SDA1
KBC_THERMTRIP#
PCB_VER2
PCB_VER0
PCB_VER2
KBC_SCL1
KB
C_
AG
ND
KB_DET#LCD_CBL_DET#
KCOL0
BLUETOOTH_EN
S5_ENABLE
KBC_BIOS_ID
THERMTRIP_VGA_GATE
DISCRETE_ID
PWR_BTN_LED#
EC_SHUTDOWN#
ECSMI#_KBC
IMVP_VR_ONKBC_PLTRST_DELAY#
KB_DET_KBC
KBC_PLTRST_DELAY#
SYS_PWRGD
EC_RESET_OUT
NB_VDDC_EN
KBC_PWRBTN_EC#
AC_IN#_KBC
EC_SHUTDOWN#
AC_IN#_KBC
PCB_VER1
LPC_LAD0
KBC_PWRBTN#
VDDC_PWRGD
KCOL17
S0_LKG_DET
S0_LKG_DET
PM_SLP_S5#
PSID_EC
KBC_ON#
KBC_ON_R#
BAT_SCLBAT_SDAKBC_SDA1KBC_SCL1
AD_IA_KBC
+3.3V_RUN
+3.3V_RUN
+KBC_PWR
+3.3V_RUN
+3.3V_RUN
+KBC_PWR
+KBC_PWR
+KBC_PWR
+KBC_PWR
+3.3V_RTC_LDO
+KBC_PWR +KBC_PWR
+3.3V_RTC_LDO
+3.3V_RTC_LDO
+3.3V_RTC_LDO
+KBC_PWR
+KBC_PWR
KBC_AGND
KBC_AGND
+PWR_SRC +3.3V_RUN
EC_SPI_DI(62)
SIO_A20GATE (21)
BAT_SDA (44,45)
KB_LED_BL_DET(68)
BAT_SCL (44,45)
WIFI_RF_EN (76)
PM_CLKRUN# (20)
KB_BL_CTRL(68)
PM_SLP_S3#(21,41,42,49,52,89)
LPC_LFRAME# (20,70)
KBC_BEEP(30)
EC_SPI_CLK(62)
SIO_RCIN# (21)
LID_CLOSE#(69)
INT_SERIRQ (20)
KCOL[0..16] (68)
KROW[0..7] (68)
LPC_LAD0 (20,70)
EC_SPI_CS#(62)EC_SPI_DO(62)
IMVP_PWRGD(41,47,48,51)
TPCLK(68)TPDATA(68)
PLTRST#_EC (20)
S5_ENABLE (42)
EC_SPI_WP#_R(62)
USB_PWR_EN#(63)
PURE_HW_SHUTDOWN#(39,42)
THERM_SCL (39)
THERM_SDA(39)
SIO_EXT_SMI#(21)
SIO_EXT_SCI#(21)
SIO_EXT_WAKE#(21)
E51_RxD (76)E51_TxD (76)
BAT_IN# (44)
PM_SLP_S5#(21,49)
AMP_MUTE#(30)
LCD_TST(54)
LCD_CBL_DET#(54)KB_DET#(68)
KBC_RSMRST#(21)
IMVP_VR_ON(47)
PANEL_BKEN (55)
PM_LAN_ENABLE (76)
3V_5V_POK(46,50)
BLON_OUT(54)
PWRLED#(66)
WHITE_LED#_KBC(66)
LCD_TST_EN(54)
THERMTRIP_VGA#(82)
GFX_CORE_EN(89)
1.8V_VGA_RUN_EN (52,90)
1.0V_RUN_VGA_EN(90)
BLUETOOTH_EN (73)
PSID_DISABLE#(76)
PCLK_KBC (20,24)
PSID_EC(76)
1.5V_RUN_EN(42,49)
RTCCLK_KBC(20)
PLTRST#_NB_GPU(13,20,80)
VDDC_PWRGD (41,48)
EC_RESET_OUT(39,41)
KBC_PWRBTN#(66)
AC_IN# (45)
H_THERMTRIP#(10,21,39,42,82)
AMBER_LED#_KBC(66)
3.3V_RUN_VGA_EN (90)
LPC_LAD1 (20,70)LPC_LAD2 (20,70)LPC_LAD3 (20,70)
PWR_BTN_LED#(66)
THERMTRIP_VGA_GATE(82)
PM_PWRBTN#(21)
WWAN_RADIO_DIS# (76)
8103_GPO(76)
CPU_PROCHOT#_EC(10)
AD_IA(45)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 95Friday, March 05, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
KBC Nuvoton NPCE781BA0DXA2
37 95Friday, March 05, 2010
<Core Design>
CAP close to VCC-GND pin pair
1
0 0
0
0
1
1
1
VER1
MB VERSION
ID VER2
X00
KBC CLK
EMI
X01
X02
A00
SSID = KBC
VER0
0
0
0
0
PU for DiscreteInternal PL for UMA
Internal PU
9/11
9/14
Remove reserved crystal.
9/15
9/16
3.3V, 23mA
3.3V, 2mA
PD for Berry Keyboard Matrix
9/24
9/24Reserved
10/7
10/7
11/6
11/10
0108-5
1117-5
1117-5
1118-2
1119-1
PU for DJ Keyboard Matrix
1231-1
1119-1
1119-1
1205-1
1120-5
Close to Q3703
1217-1
1216-2
1229-1
1231-1
1231-1
0105-4
0108-4
0108-5
0108-5
0112-1
0113-1
0208-2
12
R3756
10KR2J-3-GP
R3756
10KR2J-3-GP
1 2R37390R2J-2-GP
DY R37390R2J-2-GP
DY
12345
678
RN3704
SRN4K7J-10-GP
RN3704
SRN4K7J-10-GP
1
2
3
D3704
BAS16PT-GP
D3704
BAS16PT-GP
1 2R3723 10KR2J-3-GPR3723 10KR2J-3-GP
12
R3704
10KR2J-3-GP
R3704
10KR2J-3-GP
3
1
2
Q3701PMBS3906-GP
Q3701PMBS3906-GP
12
C3714SC1U10V3KX-3GPDYC3714SC1U10V3KX-3GPDY
12
C3
71
0S
CD
1U
10
V2
KX
-5G
PC
37
10
SC
D1
U1
0V
2K
X-5
GP
12
R3
73
51
0K
R2
J-3-G
PR
37
35
10
KR
2J-3
-GP
12
C3
70
6S
CD
1U
10
V2
KX
-5G
PC
37
06
SC
D1
U1
0V
2K
X-5
GP
1
2
3
D3701
BAS16PT-GP
D3701
BAS16PT-GP
1 2R3711 10KR2J-3-GPDYR3711 10KR2J-3-GPDY
GND1
RESET#2
VCC3
U3703
G690L293T73UF-GP
DY
U3703
G690L293T73UF-GP
DY
1 2R3710 10KR2J-3-GPDYR3710 10KR2J-3-GPDY
1 2
R3712
2K2R2J-2-GP
R3712
2K2R2J-2-GP
12
C3
70
2S
CD
1U
10
V2
KX
-5G
PC
37
02
SC
D1
U1
0V
2K
X-5
GP
1 2
R3743
4K7R2J-2-GP
R3743
4K7R2J-2-GP
12
C3
71
7
SC
D1
U1
0V
2K
X-5
GP
C3
71
7
SC
D1
U1
0V
2K
X-5
GP
1 2R3713 10KR2J-3-GPDYR3713 10KR2J-3-GPDY
1 2R3752 100KR2J-1-GPR3752 100KR2J-1-GP
32KX1/32KCLKIN77
32KX279
GPIO55/CLKOUT30
VCC_POR#85
KBSIN054
KBSIN155
KBSIN256
KBSIN357
KBSIN458
KBSIN559
KBSIN660
KBSIN761
KBSOUT0/JENK#53
KBSOUT1/TCK52
KBSOUT2/TMS51
KBSOUT3/TDI50
KBSOUT4/JEN0#49
KBSOUT5/TDO48
KBSOUT6/RDY#47
KBSOUT743
KBSOUT842
KBSOUT941
KBSOUT1040
KBSOUT1139
KBSOUT12/GPIO6438
KBSOUT13/GPIO6337
KBSOUT14/GPIO6236
KBSOUT15/GPIO61/XOR_OUT35
GPIO60/KBSOUT1634
GPIO57/KBSOUT1733
GPIO56/TA131
GPIO14/TB163
GPIO15/A_PWM32
GPIO13/C_PWM62
F_SDI86
F_SDO87
F_CS0#90
F_SCK92
GPIO12/PSDAT313
GPIO25/PSCLK312
GPIO27/PSDAT211
GPIO26/PSCLK210
GPIO35/PSDAT171
GPIO37/PSCLK172
GPIO20/TA2117
GPIO21/B_PWM118
KBC
FIU
PS/2
2 OF 2U3701B
NPCE781BA0DX-GP
KBC
FIU
PS/2
2 OF 2U3701B
NPCE781BA0DX-GP
12
C3720SCD1U10V2KX-5GP
C3720SCD1U10V2KX-5GP
1 2
R3707
10KR2J-3-GP
R3707
10KR2J-3-GP
12
C3
70
9S
C2
D2
U6
D3
V3
KX
-GP
C3
70
9S
C2
D2
U6
D3
V3
KX
-GP
12
C3
70
5S
CD
1U
10
V2
KX
-5G
P
DY
C3
70
5S
CD
1U
10
V2
KX
-5G
P
DY
12
C3703SC2D2U10V3KX-1GPDY C3703SC2D2U10V3KX-1GPDY
1 2C3725 SCD1U10V2KX-5GP
DYC3725 SCD1U10V2KX-5GP
DY12
3
D3703BAT54C-U-GP
D3703BAT54C-U-GP
12
R3
73
41
0K
R2
J-3-G
P
DY
R3
73
41
0K
R2
J-3-G
P
DY
1 2C3718 SCD1U10V2KX-5GPC3718 SCD1U10V2KX-5GP
12
R3
73
01
0K
R2
J-3-G
PR
37
30
10
KR
2J-3
-GP
12
C3
70
1S
C2
D2
U6
D3
V3
KX
-GP
C3
70
1S
C2
D2
U6
D3
V3
KX
-GP
1 2R3714 10KR2J-3-GPR3714 10KR2J-3-GP
1 2
C3722
SC56P50V2JN-2GP
DYC3722
SC56P50V2JN-2GP
DY
12
C3713SC470P50V3JN-2GPDY C3713SC470P50V3JN-2GPDY
12
R37570R0402-PAD
R37570R0402-PAD
1 2R3749 100KR2J-1-GPR3749 100KR2J-1-GP
12 3
4
RN3702
SRN100KJ-6-GP
RN3702
SRN100KJ-6-GP
1 2R3724 10KR2J-3-GPDYR3724 10KR2J-3-GPDY
1 2R3708
0R2J-2-GP
DYR3708
0R2J-2-GP
DY
12
C3
70
8S
CD
1U
10
V2
KX
-5G
PC
37
08
SC
D1
U1
0V
2K
X-5
GP
1 2R3737 33R2J-2-GPR3737 33R2J-2-GP
12 R370510KR2J-3-GPDY R370510KR2J-3-GPDY
1 2C3723 SCD1U10V2KX-5GPC3723 SCD1U10V2KX-5GP
1 TP3714TP3714
G
SDQ3705
2N7002A-7-GPQ3705
2N7002A-7-GP
GN
D5
GN
D18
GN
D45
GN
D78
GN
D89
GN
D116
AG
ND
103
VCORF44
GPIO10/LPCPD#124
LRESET#7
LCLK2
LFRAME#3
LAD0126
LAD1127
LAD2128
LAD31
SERIRQ125
GPIO11/CLKRUN#8
KBRST#122
GA20121
ECSCI#/GPIO5429
GPIO65/SMI#9
GPIO67/PWUREQ#123
VD
D4
VC
C19
VC
C46
VC
C76
VC
C88
AV
CC
102
GP
IO41
80
GPIO87/SIN_CR113
GPO83/SOUT_CR/BADDR1111
GPIO16114
GPO84/BADDR0112
GPIO0693
GPIO5328
GPIO3615
GPIO5126
GPIO4724
GPIO246
GPIO3414
GPIO45/E_PWM22
GPIO7073
GPIO40/F_PWM16
GPIO42/TCK17
GPIO43/TMS20
GPIO44/TDI21
GPIO46/TRST#23
GPIO50/TDO25
GPIO52/RDY#27
GPI90/AD097
GPI91/AD198
GPI92/AD299
GPI93/AD3100
GPI94101
GPI95105
GPI96106
GPI97107
VREF104
GPIO7784
GPIO76/SHBM83
GPIO7582
GPIO66/G_PWM81
GPIO23119
GPIO0395
GPIO05108
GPIO0496
GPIO31120
GPIO0794
GPIO01/TB264
GPIO30109
VC
C115
GPIO32/D_PWM65
GPIO33/H_PWM66
GPIO74/SDA268
GPIO73/SCL267
GPIO22/SDA169
GPIO17/SCL170
GPO82/TRIS#110
GPIO8191
GPIO7174
GPIO7275
LPC
SER/IR
SPIGPIO
A/D
D/A
SP
SMB
1 OF 2U3701A
NPCE781BA0DX-GP
LPC
SER/IR
SPIGPIO
A/D
D/A
SP
SMB
1 OF 2U3701A
NPCE781BA0DX-GP
1 2C3716 SC10P50V2JN-4GPDYC3716 SC10P50V2JN-4GPDY
12
3
D3702BAT54C-U-GP
D3702BAT54C-U-GP
12
R3750
0R2J-2-GPDYR3750
0R2J-2-GPDY
1 2
R375310KR2J-3-GP
R375310KR2J-3-GP
12
R373310KR2J-3-GP DY
R373310KR2J-3-GP DY
1
2
3
D3705
BAS16PT-GP
D3705
BAS16PT-GP
12
R372910KR2J-3-GP
R372910KR2J-3-GP
1 TP3705TP3705
1 2R3727 10KR2J-3-GPR3727 10KR2J-3-GP
1 2R3716 100KR2J-1-GPDYR3716 100KR2J-1-GPDY
12 R
37
31
10
KR
2J-3
-GP
DY
R3
73
11
0K
R2
J-3-G
P
DY
12
R3
73
20
R2
J-2
-GP
R3
73
20
R2
J-2
-GP
12
R3709
0R2J-2-GPDYR3709
0R2J-2-GPDY
12R3747 0R0402-PADR3747 0R0402-PAD
1 2L3701 BLM18AG601SN-3GPL3701 BLM18AG601SN-3GP
1 2
C3721
SC56P50V2JN-2GP
DYC3721
SC56P50V2JN-2GP
DY
12
C3715
SC
10
P5
0V
2JN
-4G
P C3715
SC
10
P5
0V
2JN
-4G
P
12
C3724SC10P50V2JN-4GP DYC3724SC10P50V2JN-4GP DY
12
C3
71
1
SC
1U
10
V3
KX
-3G
P
C3
71
1
SC
1U
10
V3
KX
-3G
P
12
C3719SC56P50V2JN-2GPC3719SC56P50V2JN-2GP
1 2
R3701
0R3J-0-U-GPDYR3701
0R3J-0-U-GPDY1
2
R37414K7R2J-2-GP
DYR37414K7R2J-2-GP
DY
G
DS
Q3703SI2301CDS-T1-GE3-GPQ3703SI2301CDS-T1-GE3-GP
1
2
34
5
6
U3702
DMN66D0LDW-7-GP
U3702
DMN66D0LDW-7-GP
12
C3
70
7S
CD
1U
10
V2
KX
-5G
PC
37
07
SC
D1
U1
0V
2K
X-5
GP
12
R3703100KR2J-1-GPR3703100KR2J-1-GP
12R3715 2K2R2J-2-GP
DISR3715 2K2R2J-2-GP
DIS
1 2R3726 10KR2J-3-GPR3726 10KR2J-3-GP
1 2R3744 0R0402-PADR3744 0R0402-PAD
1 2R3702 0R2J-2-GPDYR3702 0R2J-2-GPDY
1TP3713TP3713
12R3751 0R2J-2-GPDYR3751 0R2J-2-GPDY
1 2R3754 100KR2J-1-GPR3754 100KR2J-1-GP
12
C3
70
4S
CD
1U
10
V2
KX
-5G
PC
37
04
SC
D1
U1
0V
2K
X-5
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
38 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
38 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
38 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CLK_32K
EMC2102_SHDN
EMC2102_FAN_DRIVE
EMC2102_FAN_mode
V_DEGREE
EMC2102_DN3
EMC2102_DP3
EMC2102_VDD_3D3
EM2102_RESET#
EMC2102_FAN_TACH_1
CLK_32KCLK_32K_R
THERM_POWER_OK#
CLK_32K
TH
ER
M_S
YS
_S
HD
N#
ALERT#
THERMTRIP#
THERMAL_P_HW_SHT
VGA_THERMDA
VGA_THERMDC
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+5V_RUN +3.3V_RUN
+KBC_PWR
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+5V_RUN
THERM_SDA (37)THERM_SCL (37)
PURE_HW_SHUTDOWN# (37,42)
RTC_CLK(20)
EMC2102_FAN_DRIVE (58)
EMC2102_FAN_TACH (58)
RUN_ENABLE(42)
VGA_THERMDC(82)
VGA_THERMDA(82)
TALERT# (10,21)
H_THERMDC(10)
H_THERMDA(10)
H_THERMTRIP# (10,21,37,42,82)
EC_RESET_OUT (37,41)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Thermal/Fan Controllor EMC2102A3
39 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Thermal/Fan Controllor EMC2102A3
39 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Thermal/Fan Controllor EMC2102A3
39 95Thursday, March 04, 2010
<Core Design>
GND = Internal Oscillator Selected+3.3V = External 32.768kHz Clock Selected
3.HW T8 sensorLayout notice :Both DN3 and DP3 routing 10 miltrace width and 10 mil spacing.
GND = Fan is OFFOPEN = Fan is at 60% full-scale+3.3V = Fan is at 75% full-scale
GND = Channel 1OPEN = Channel 3+3.3V = Disabled
TRIP_SET Pin VoltageV_DEGREE=(((Degree-75)/21)
32K suspend clock output
SSID = Thermal
T8 shutdown is 88 deg-C.
Layout notice : Both VGA_THERMDA and VGA_THERMDC routing 10 mil trace width and 10 mil spacing.
2.VGA Sensor
Layout notice : Both H_THERMDA and THERMDC routing 10 mil trace width and 10 mil spacing
1.For CPU SensorPleace near to CPU side
3.3V, 0.75mA
5V, 600mA
9/25
1119-1
0105-4 Remove
0107-3
0107-5
Removed
0226-1
12
C3904SC470P50V3JN-2GP
C3904SC470P50V3JN-2GP
12
C3911SC4D7P50V2CN-1GPDY C3911SC4D7P50V2CN-1GPDY
G
S D
Q39022N7002A-7-GPQ39022N7002A-7-GP
2 1
D3901
CH751H-40PT-GP
D3901
CH751H-40PT-GP
1 2R3906 0R2J-2-GPDYR3906 0R2J-2-GPDY
12
R3909
10KR2J-3-GP
R3909
10KR2J-3-GP
1 2R3914 0R2J-2-GPDYR3914 0R2J-2-GPDY
12
C3908SCD1U10V2KX-5GP
C3908SCD1U10V2KX-5GP
1 2
R3905
10KR2J-3-GPDYR3905
10KR2J-3-GPDY
12
R390110KR2J-3-GP
R390110KR2J-3-GP
1 234
RN3902
SRN10KJ-5-GP
RN3902
SRN10KJ-5-GP
12
R3916
10K
R2J-3
-GP
DY
R3916
10K
R2J-3
-GP
DY
12
C3902SCD1U10V2KX-5GPC3902SCD1U10V2KX-5GP
G
SD
Q3903
2N7002A-7-GP
Q3903
2N7002A-7-GP
12
R391110KR2F-2-GPR391110KR2F-2-GP1 2
R39100R0402-PADR39100R0402-PAD
1 2
R3915
0R2J-2-GP
DYR3915
0R2J-2-GP
DY
3
1
2
Q3904PMBS3904-1-GP
UMAQ3904PMBS3904-1-GP
UMA
1 2R3903 0R2J-2-GPDYR3903 0R2J-2-GPDY
12
R39122K37R2F-GPR39122K37R2F-GP
1 2
R3913
10R2J-2-GP
R3913
10R2J-2-GP
C3906
SC470P50V3JN-2GPDYC3906
SC470P50V3JN-2GPDY
123
4
RN3901
SRN4K7J-8-GP
RN3901
SRN4K7J-8-GP
12
C3903
SCD1U10V2KX-5GP
C3903
SCD1U10V2KX-5GP
12
C3905SC470P50V3JN-2GPC3905SC470P50V3JN-2GP
VDD_3V1
DN12
DP13
DN24
DP25
DN36
DP37
SH
DN
_S
EL
9
FA
N_M
OD
E10
TR
IP_S
ET
11
SY
S_S
HD
N#
12
TH
ER
MT
RIP
#13
PO
WE
R_O
K#
14
NC
#8
8
NC#15 15
RESET# 16
CLK_SEL 17
CLK_IN 18
ALERT# 19
GND 20
NC#21 21
SM
DA
TA
22
SM
CLK
23
VD
D_5V
b24
FA
Nb
25
FA
Na
26
VD
D_5V
a27
TA
CH
28
GN
D29
EMC2102
U3901
EMC2102-DZK-GP
EMC2102
U3901
EMC2102-DZK-GP
1 2
R3907
10KR2J-3-GPDYR3907
10KR2J-3-GPDY
12
C3907
SC470P50V3JN-2GP
C3907
SC470P50V3JN-2GP
12
C3901SC10U10V5KX-2GP
C3901SC10U10V5KX-2GP
12
C3909SCD1U10V2KX-5GP
C3909SCD1U10V2KX-5GP
12
R390810KR2J-3-GPR390810KR2J-3-GP
3
1
2
Q3901PMBS3904-1-GP
Q3901PMBS3904-1-GP
12
C3910SC470P50V3JN-2GP
DY
C3910SC470P50V3JN-2GP
DY
12
R390249D9R2F-GP
R390249D9R2F-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
40 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
40 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
40 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SB_PWRGD_D
SB_PWRGD_R
VDDC_PWRGD
IMVP_PWRGD
+3.3V_ALW
+1.8V_RUN +1.8V_RUN+3.3V_RUN
+3.3V_RUN
NB_PWRGD_IN (13)
EC_RESET_OUT(37,39)
EC_RESET_OUT (37,39)VDDC_PWRGD(37,48)
PM_SLP_S3#(21,37,42,49,52,89)
NB_PWRGD(21)
SB_PWRGD (7,21)
IMVP_PWRGD(37,47,48,51)
VDDC_PWRGD(37,48)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power On Logic
A4
41 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power On Logic
A4
41 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power On Logic
A4
41 95Thursday, March 04, 2010
<Core Design>
SSID = Reset.Suspend
9/28
1116-5
0105-4
1 2
R4104
0R0402-PAD
R4104
0R0402-PAD
12
R4101
10K
R2J-3
-GP
R4101
10K
R2J-3
-GP
NC#11
A2
GND3
Y4
VCC5
U4102
SNAUC1G17DCKR-1GP
DY
U4102
SNAUC1G17DCKR-1GP
DY
1
2
3
D4102
BAT54APT-GP
D4102
BAT54APT-GP
1 2C4102 SCD1U10V2KX-5GPC4102 SCD1U10V2KX-5GP
1 2C4101 SCD1U10V2KX-5GPC4101 SCD1U10V2KX-5GP
1
2
3
D4103
BAT54APT-GP
D4103
BAT54APT-GP
21D4101
CH751H-40PT-GP
DYD4101
CH751H-40PT-GP
DY
12
R4102
100K
R2J-1
-GP
DY
R4102
100K
R2J-1
-GP
DY
1 2
R41060R0402-PADR41060R0402-PAD
12
R4103
300R
2J-4
-GP
R4103
300R
2J-4
-GP
NC#11
A2
GND3
Y4
VCC5
U4101
SNAUC1G17DCKR-1GP
DY
U4101
SNAUC1G17DCKR-1GP
DY
1 2
R4105
0R2J-2-GP
DY
R4105
0R2J-2-GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_PWRGD_R
5V_RUN_ENABLE
3.3V_RUN_ENABLE
RUN_ON_5V#
RUN_ENABLE
1.5V_RUN_ENABLE_R
RUN_ON_1.5V# RUN_ON_1.5V#
1.5V_RUN_ENABLE
+15V_ALW
+5V_ALW +5V_RUN
+3.3V_ALW +3.3V_RUN
+3.3V_RTC_LDO
+1.5V_RUN+1.5V_SUS
+15V_ALW
+3.3V_RTC_LDO
+1.5V_RUN
S5_ENABLE (37)
PURE_HW_SHUTDOWN# (37,39)
H_THERMTRIP# (10,21,37,39,82)
3V_5V_EN(46)
RUN_ENABLE(39)
PM_SLP_S3#(21,37,41,49,52,89)
1.5V_RUN_EN(37,49)
CPU_LDT_PWRGD(10,20)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Plane EnableA3
42 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Plane EnableA3
42 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Power Plane EnableA3
42 95Thursday, March 04, 2010
<Core Design>
Run Power
SSID = Reset.Suspend
G
GD
D
S
S
G
GD
D
S
S
1117-2
Remove
0222-2
0226-1
1 2
R42130R0402-PADR42130R0402-PAD
1 2
R4207
10KR2J-3-GP
R4207
10KR2J-3-GP
12
C4202SC10U10V5KX-2GPC4202SC10U10V5KX-2GP
1
2
3D4201
BAS16PT-GP
D4201
BAS16PT-GP
1 2R4202 1KR2J-1-GPR4202 1KR2J-1-GP
1 2
R4204100KR2J-1-GPR4204100KR2J-1-GP
12
R4205100KR2J-1-GPR4205100KR2J-1-GP
12345
678 S
S
S
GD
D
DD
U4202
AO4468-GP
SS
S
GD
D
DD
U4202
AO4468-GP
C
B
E
Q4201CHT2222APT-GP
DYQ4201CHT2222APT-GP
DY
1 2 3456
U4207DMN66D0LDW-7-GP
U4207DMN66D0LDW-7-GP
12
C4203SCD01U50V2KX-1GPC4203SCD01U50V2KX-1GP
1 2 3456
U4209DMN66D0LDW-7-GP
U4209DMN66D0LDW-7-GP
12
R422610R3J-3-GP
DY
R422610R3J-3-GP
DY
12
R4212100KR2J-1-GPR4212100KR2J-1-GP
12345
678 S
S
S
GD
D
DD
U4204
AO4468-GP
SS
S
GD
D
DD
U4204
AO4468-GP
12
C4201SC6800P25V2KX-1GPC4201SC6800P25V2KX-1GP
1 2
R4201
1KR2J-1-GP
DYR4201
1KR2J-1-GP
DY
12
C4208
SC
10U
6D
3V
5K
X-1
GP
C4208
SC
10U
6D
3V
5K
X-1
GP
1 2
R4211100KR2J-1-GPR4211100KR2J-1-GP
G
SD
Q4207
2N7002A-7-GP
DY
Q4207
2N7002A-7-GP
DY
12
C4217SCD047U10V2KX-2GP
C4217SCD047U10V2KX-2GP
12
C4204SC10U6D3V5KX-1GPC4204SC10U6D3V5KX-1GP
12345
678 S
S
S
GD
D
DD
U4201
AO4468-GP
SS
S
GD
D
DD
U4201
AO4468-GP
12
C4207SCD01U50V2KX-1GPC4207SCD01U50V2KX-1GP
12
C4216
SC
D1U
10V
2K
X-5
GP
DY
C4216
SC
D1U
10V
2K
X-5
GP
DY
12
R4203
200K
R2J-L
1-G
P
DY R4203
200K
R2J-L
1-G
P
DY
1 2
R4206
10KR2J-3-GP
R4206
10KR2J-3-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
43 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
43 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
43 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PBAT_SMBDAT1PBAT_SMBCLK1
PBAT_PRES1#
BAT_ALERT
+VCHGR
PBAT_PRES1#
PBAT_SMBCLK1PBAT_SMBDAT1
BA
T_S
DA
BA
T_IN
#
BA
T_S
CL
+VCHGR
+KBC_PWR
+KBC_PWR
BATT_SENSE(45)
BAT_SDA(37,45)BAT_SCL(37,45)
BAT_IN#(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
BATT CONNA4
44 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
BATT CONNA4
44 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
BATT CONNA4
44 95Thursday, March 04, 2010
<Core Design>
For actual location, need to be swap all pin
Batt Connecter
Close to Batt Connector
20.81316.009
SSID = BATT CONN
10/7
0222-2
1AFTP4405AFTP4405
1AFTP4402AFTP4402
1 2
3
PD4401
BAV99-4-GP
PD4401
BAV99-4-GP
1AFTP4401AFTP4401
12
PR4401
470KR2J-2-GP
PR4401
470KR2J-2-GP
1AFTP4404AFTP4404
1
23456789
10
11
BATT1
ALP-CON9-2-GP-U
BATT1
ALP-CON9-2-GP-U
12
PG4401
GAP-CLOSE-PWR-3-GP
PG4401
GAP-CLOSE-PWR-3-GP
12
C4402
SC
47P
50V
2JN
-3G
P
DY
C4402
SC
47P
50V
2JN
-3G
P
DY
1 2PR4402100R2J-2-GPPR4402100R2J-2-GP
12
PC4401SC2200P50V2KX-2GPPC4401SC2200P50V2KX-2GP
123
4
PRN4401
SRN100J-3-GP
PRN4401
SRN100J-3-GP
1 2
3PD4402
BAV99-4-GP
PD4402
BAV99-4-GP
12
PC4402SCD1U50V3KX-GP
PC4402SCD1U50V3KX-GP
12
C4401
SC
47P
50V
2JN
-3G
P
DY
C4401
SC
47P
50V
2JN
-3G
P
DY
1 2
3
PD4403
BAV99-4-GP
PD4403
BAV99-4-GP1AFTP4403AFTP4403
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
BQ24745_ACOK
BQ24745_DCIN
BQ24745_EAO
BQ24745_FBOBQ24745_VICM
BQ
24
74
5_
FB
O1
BAT_SDA_1
BQ24745_ACOK
CHAGER_SRC
BQ24745_LX1
PR
45
33
_0
2
PR4524_03
ACAV_IN
PQ
45
02
_0
3
BAT_SCL_1
BQ24745_CSOP
BQ24745_CSON
BQ24745_ICOUT
BQ24745_BOOT_1
BQ24745_REF
ACAV_IN
PQ
45
02
_0
5
BQ24745_CE
BQ24745_PHASE_GND
BQ24745_BST1
BQ24745_LGATE_1
BQ24745_LDO
BQ24745_CHARGER_UGATE
BQ24745_CSSN
BQ24745_CE
BQ24745_CSOP_1
BQ24745_CSSP
BAT_SENSE
BQ24745_PR4505
PR4526_01
PR4513_03
BQ24745_ACIN
BQ24745_EAICHG_AGND
CHG_AGND
+VCHGR
CHG_AGND
+VCHGR1
CHG_AGND
CHG_AGND
+KBC_PWR
CHG_AGND
CHG_AGND
+DC_IN_SS
+PWR_SRC
CHAGER_SRC
+SDC_IN
CHG_AGND
CHG_AGNDBQ24745_LDO
+DC_IN_SS
CHG_AGND
+VCHGR
+DC_IN_SS
BQ24745_REF
CHG_AGND
BAT_SCL(37,44)
BAT_SDA(37,44)
AD_IA(37)
AC_IN#(37)
BATT_SENSE (44)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CHARGER BQ24745A2
45 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CHARGER BQ24745A2
45 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CHARGER BQ24745A2
45 95Monday, March 08, 2010
<Core Design>
Charger Current=1.4~3.6A
SSID = Charger
2009/08/04
modify +VCHGR
modify +VCHGR
1117-7
This Resistor
must be 1%
tolerance.
Id=-12A
Qg=-25nC
Rdson=10~38mohm
Id=-12A
Qg=-25nC
Rdson=10~38mohm
1124 Change P/N
0114-1
1 2PR4519
D01R2512F-4-GP
PR4519
D01R2512F-4-GP
12PR4501
0R2J-2-GP
PR4501
0R2J-2-GP
12
PC4527
SC
D0
1U
50
V2
KX
-1G
P
DY
PC4527
SC
D0
1U
50
V2
KX
-1G
P
DY
12 P
C4
51
0S
CD
01
U5
0V
2K
X-1
GP
PC
45
10
SC
D0
1U
50
V2
KX
-1G
P
1 2PC4514SC220P50V2JN-3GP
DYPC4514SC220P50V2JN-3GP
DY
12
PR
45
16
10
KR
2F
-2-G
PP
R4
51
61
0K
R2
F-2
-GP
12345 6 7 8
SSSGD D D D
PU
45
04
SI4
80
0B
DY
-T1
-GP
65MOS
SSSGD D D D
PU
45
04
SI4
80
0B
DY
-T1
-GP
65MOS
12
PR
45
20
15
K8
R3
F-G
P
DY
PR
45
20
15
K8
R3
F-G
P
DY
1 2
PL4501
IND-5D6UH-52-GP
PL4501
IND-5D6UH-52-GP
12 P
R4
53
01
K8
R6
J-G
P
DY
PR
45
30
1K
8R
6J-
GP
DY
12
PG
45
09
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
09
GA
P-C
LO
SE
-PW
R-3
-GP
12
PC4533
SC
D1
U2
5V
2Z
Y-1
GP
DY PC4533
SC
D1
U2
5V
2Z
Y-1
GP
DY
12
PR4506470KR2J-2-GP
PR4506470KR2J-2-GP
1234 5
678S
S
S
G D
D
DD
PU4503AO4407A-GPSS
S
G D
D
DD
PU4503AO4407A-GP
12
PR
45
14
48
K7
R3
F-1
-GP
PR
45
14
48
K7
R3
F-1
-GP
KA
PD
45
02
1S
MA
18
AT
3G
-GP
DY
PD
45
02
1S
MA
18
AT
3G
-GP
DY
1 2
PR4522200KR2F-L-GPPR4522200KR2F-L-GP
12
PG4502
GAP-CLOSE-PWR-3-GP
PG4502
GAP-CLOSE-PWR-3-GP
12
PC4503
SCD1U50V3KX-GP
PC4503
SCD1U50V3KX-GP
1 2
PR45270R0402-PAD
PR45270R0402-PAD 12
PR4528
0R0402-PAD
PR4528
0R0402-PAD
12
PR
45
04
10
KR
2J-
3-G
P
PR
45
04
10
KR
2J-
3-G
P
12
PR
45
24
0R
2J-
2-G
PP
R4
52
40
R2
J-2
-GP
1 2PC4502SCD1U50V3KX-GPPC4502SCD1U50V3KX-GP
1 2
PC4505
SCD1U50V3KX-GP
PC4505
SCD1U50V3KX-GP
1
2
3 4
5
6
PQ4501
DMN66D0LDW-7-GP
PQ4501
DMN66D0LDW-7-GP
12
PC4513SC3300P50V3KX-1GPDYPC4513SC3300P50V3KX-1GPDY
12
PG4503
GAP-CLOSE-PWR-3-GP
PG4503
GAP-CLOSE-PWR-3-GP
12
PC
45
23
SC
D1
U5
0V
3K
X-G
P
PC
45
23
SC
D1
U5
0V
3K
X-G
P
12
PG
45
10
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
10
GA
P-C
LO
SE
-PW
R-3
-GP
1 2
PR4502
D01R2512F-4-GP
PR4502
D01R2512F-4-GP
12P
R4
51
00
R2
J-2
-GP
PR
45
10
0R
2J-
2-G
P
12
PR
45
05
10
KR
2F
-2-G
PP
R4
50
51
0K
R2
F-2
-GP
12
PC
45
24
SC
22
0P
50
V2
JN-3
GP
PC
45
24
SC
22
0P
50
V2
JN-3
GP
G
SD
PQ4502
2N7002A-7-GP
PQ4502
2N7002A-7-GP
12
PC
45
06
SC
1U
6D
3V
2K
X-G
P
DY PC
45
06
SC
1U
6D
3V
2K
X-G
P
DY
12
PC
45
15
SC
10
U2
5V
6K
X-1
GP
PC
45
15
SC
10
U2
5V
6K
X-1
GP
1 2PR4518
0R0603-PAD
PR4518
0R0603-PAD
12
PR45070R2J-2-GP
DY
PR45070R2J-2-GP
DY
12PC4528
SCD01U50V2KX-1GP
DYPC4528
SCD01U50V2KX-1GP
DY
1 2
PC4521SC150P50V2JN-3GPPC4521SC150P50V2JN-3GP
12
PC4529SC1U6D3V2KX-GPPC4529SC1U6D3V2KX-GP
1 2PC4512SCD1U50V3KX-GPPC4512SCD1U50V3KX-GP
CE7
VDDSMB11
DCIN22
PGND19
SCL10
SDA9
ACIN2
NC#1414
VICM8
ACOK13
GND12
FBO6
EAI5
EAO4
CSSP28
CSSN27
VREF3
BOOT25
VDDP21
UGATE24
PHASE23
LGATE20
ICR
EF
1CSON
17
NC#1616
VFB15
ICOUT26
CSOP18
GN
D29PU4501
BQ24745RHDR-GPPU4501
BQ24745RHDR-GP
12
PG
45
04
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
04
GA
P-C
LO
SE
-PW
R-3
-GP
12
PR4512
0R0402-PAD
PR4512
0R0402-PAD
12
PC
45
04
SC
D1
U5
0V
3K
X-G
P
DY
PC
45
04
SC
D1
U5
0V
3K
X-G
P
DY
12PR4529
0R0402-PAD
PR4529
0R0402-PAD
12
PC
45
09
SC
D1
U5
0V
3K
X-G
PP
C4
50
9S
CD
1U
50
V3
KX
-GP
12
EC
45
01
SC
22
00
P5
0V
2K
X-2
GP
DY EC
45
01
SC
22
00
P5
0V
2K
X-2
GP
DY
12P
R4
51
51
0K
R2
F-2
-GP
DY
PR
45
15
10
KR
2F
-2-G
P
DY
12
PC
45
20
SC
D1
U5
0V
3K
X-G
PP
C4
52
0S
CD
1U
50
V3
KX
-GP
12
PG
45
06
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
06
GA
P-C
LO
SE
-PW
R-3
-GP
12345
678 S
S
S
GD
D
DD
PU4502
AO4407A-GP
SS
S
GD
D
DD
PU4502
AO4407A-GP
12
PC4526
SC
D1
U5
0V
3K
X-G
P
DYPC4526
SC
D1
U5
0V
3K
X-G
P
DY
12
PC
45
07
SC
10
U2
5V
6K
X-1
GP
PC
45
07
SC
10
U2
5V
6K
X-1
GP
12
PC
45
17
SC
10
U2
5V
6K
X-1
GP
PC
45
17
SC
10
U2
5V
6K
X-1
GP
12
PC
45
18
SC
10
U2
5V
6K
X-1
GP
DY
PC
45
18
SC
10
U2
5V
6K
X-1
GP
DY
12
PG
45
01
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
01
GA
P-C
LO
SE
-PW
R-3
-GP
12
PC
45
16
SC
10
U2
5V
6K
X-1
GP
PC
45
16
SC
10
U2
5V
6K
X-1
GP
12
PR
45
03
10
0K
R2
J-1
-GP
PR
45
03
10
0K
R2
J-1
-GP
12
PC4522SC2200P50V2KX-2GP
PC4522SC2200P50V2KX-2GP
1 2PC4511SCD1U50V3KX-GPPC4511SCD1U50V3KX-GP
1 2PR4523
0R0402-PAD
PR4523
0R0402-PAD
1 2PR4517
0R0603-PAD
PR4517
0R0603-PAD
12
PR
45
13
33
R3
J-2
-GP
DYPR
45
13
33
R3
J-2
-GP
DY
12
PG
45
05
GA
P-C
LO
SE
-PW
R-3
-GP
PG
45
05
GA
P-C
LO
SE
-PW
R-3
-GP
K A
PD4501
SD103AWS-1-GP
PD4501
SD103AWS-1-GP
12345 6 7 8
SSSGD D D D
PU
45
05
SI4
80
0B
DY
-T1
-GP
65MOS
SSSGD D D D
PU
45
05
SI4
80
0B
DY
-T1
-GP
65MOS
12P
R4
50
80
R2
J-2
-GP
PR
45
08
0R
2J-
2-G
P
12
PC
45
30
SC
D1
U1
0V
2K
X-4
GP
DY
PC
45
30
SC
D1
U1
0V
2K
X-4
GP
DY
12 P
C4
53
2S
CD
1U
25
V2
ZY
-1G
P
DY
PC
45
32
SC
D1
U2
5V
2Z
Y-1
GP
DY
12
PR
45
21
4K
7R
2J-
2-G
P
PR
45
21
4K
7R
2J-
2-G
P
12
PR
45
25
8K
45
R2
F-2
-GP
DY
PR
45
25
8K
45
R2
F-2
-GP
DY
12PG4508 GAP-CLOSE-PWR-3-GPPG4508 GAP-CLOSE-PWR-3-GP
12
EC
45
02
SC
D1
U2
5V
2Z
Y-1
GP
EC
45
02
SC
D1
U2
5V
2Z
Y-1
GP
12
PC
45
31
SC
D1
U5
0V
3K
X-G
P
DY
PC
45
31
SC
D1
U5
0V
3K
X-G
P
DY
1 2PC4525
SC56P50V2JN-2GP
PC4525
SC56P50V2JN-2GP
12
PC4501SCD1U10V2KX-4GPPC4501SCD1U10V2KX-4GP
12
PR4526
7K5R2F-1-GP
PR4526
7K5R2F-1-GP
12
PC
45
19
SC
D1
U5
0V
3K
X-G
PP
C4
51
9S
CD
1U
50
V3
KX
-GP
12
PR
45
09
31
6K
R3
F-2
-GP
PR
45
09
31
6K
R3
F-2
-GP
12PG4507 GAP-CLOSE-PWR-3-GPPG4507 GAP-CLOSE-PWR-3-GP
12PR4511
0R0402-PAD
PR4511
0R0402-PAD
12
PC
45
08
SC
10
U2
5V
6K
X-1
GP
PC
45
08
SC
10
U2
5V
6K
X-1
GP
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
PD
39
04
_1
PD
39
03
_1
51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK
51125_FB2
51125_TONSEL
3D
3V
_A
UX
_S
5_
5_
51
12
5
51125_DRVL2
51125_FB1
51125_LL1
51125_VBST2_1 51125_VBST1_1
51125_SKIPSEL
51125_VBST2
3V_5V_POK
51125_DRVH1
51125_ENTIP1
51125_DRVL1
51125_DRVH2
51125_VO1
51125_LL2
51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK51125_VCLK
51125_VBST1
51125_VO2
51125_FB1_R
51125_EN
51125_ENTRIP
51125_ENTIP2
51125_FB2_R
51125_VCLK51125_VCLK
PD3903_2
PD
39
03
_0
4
51125_ENTIP1
51125_ENTIP2
51125_EN
+5V_PWR+15V_ALW
+5V_PWR
51125_VREF
+3.3V_ALW_2
+3.3V_ALW_2
+3D3V_PWR +5V_PWR
51125_VREF
+PWR_SRC
+3D3V_PWR
+3.3V_ALW_2
51125_VREF
+3.3V_ALW_2
+PWR_SRC
+3.3V_ALW
+5V_ALW
+5V_ALW2
+3.3V_RTC_LDO
+3.3V_ALW_2
+PWR_SRC +PWR_SRC_5V
+PWR_SRC_5V+PWR_SRC_3D3V
+PWR_SRC_3D3V
+KBC_PWR
3V_5V_POK (37,50)
3V_5V_EN(42)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8205B_5V/3D3VA2
46 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8205B_5V/3D3VA2
46 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8205B_5V/3D3VA2
46 95Thursday, March 04, 2010
<Core Design>
Close to VFB Pin (pin5)
Close to VFB Pin (pin2)
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20AO/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00LO/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081H/S: FDS8884 23mohm/[email protected]/ 84.08884.037L/S: FDS6690AS 12mOhm/[email protected]/ 84.06690.E37
PWM only
VREF(2V)
Operating
Mode
OOA Auto Skip Auto Skip
SKIPSEL GNDVREG3 or VREG5
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20BO/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00LO/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081H/S: FDS8884 23mohm/[email protected]/ 84.08884.037L/S: FDS6690AS 12mOhm/[email protected]/ 84.06690.E37
enable both
LDOs, VCLK onand ready to
turn on
switcher
channels
OpenEN0 820kΩ to GND
Operating
Mode enable both LDOs,
VCLK off and
ready to turn on
switcher channels
GND
disable all
circuit
Design Current =7.57A
11.89A<OCP<14.053A
Design Current = 7.3A
11.45A<OCP< 16A
D
S G
G
D
S
G
D
D
SG
S
SSID = PWR.Plane.Regulator_3p3v5v
0.55mA
PR4604
TPS51125 RT8205B
0R3J 4R7
PR4622
TPS51125 RT8205B
DY ASM
PR4605
TPS51125 RT8205B
0R3J 4R7
DYPR4616
TPS51125
PR4617 ASM
305kHz
375kHz
460kHz
CH2CH1TONSEL
GND
VREF
VREG3
VREG5
200kHz
245kHz
300kHz
365kHz
265kHz
TPS51125:
375kHz
460kHz
CH2CH1TONSEL
VREF
VREG3
VREG5
200kHz
300kHz
365kHz
250kHz
RT8205B(74.08208.A73):
460kHz365kHz
GND
74.51125.073
74.08208.A73
TPS51125
RT8208BGQW
1117-71117-7
1118-2
1124 Change P/N
1125-1
RT8205B
DY
ASM
1225-2
1225-3
0105-5
0114-1 0210-1
0210-1
1 2PG4617
GAP-CLOSE-PWR
PG4617
GAP-CLOSE-PWR
1 2 3 45678
S S S GDDDD PU4602
FDS8884-GP
65MOS
S S S GDDDD PU4602
FDS8884-GP
65MOS
12
PC4601SC18P50V2JN-1-GP
DYPC4601SC18P50V2JN-1-GP
DY
12
3
PD4601BAT54S-5-GP
PD4601BAT54S-5-GP
12
PC4618
SC
D1
U1
0V
2K
X-5
GP
PC4618
SC
D1
U1
0V
2K
X-5
GP
1 2
PR46054D7R3F-L-GP
PR46054D7R3F-L-GP
12
PR4616
0R0402-PAD
PR4616
0R0402-PAD
12
PC
46
27
SC
22
U6
D3
V5
MX
-2G
PP
C4
62
7S
C2
2U
6D
3V
5M
X-2
GP
12
PC4620SC560P50V-GPPC4620SC560P50V-GP
12
PC4616SCD1U25V3KX-GP
PC4616SCD1U25V3KX-GP
G
SD
PQ46012N7002A-7-GPPQ46012N7002A-7-GP
1 2PG4605
GAP-CLOSE-PWR
PG4605
GAP-CLOSE-PWR
1 2PG4610
GAP-CLOSE-PWR
PG4610
GAP-CLOSE-PWR
12
PC4614
SC
10
U2
5V
6K
X-1
GP
PC4614
SC
10
U2
5V
6K
X-1
GP
12 PR46180R2J-2-GPDY PR46180R2J-2-GPDY
12PG4602
GAP-CLOSE-PWR
PG4602
GAP-CLOSE-PWR
12
PC4612SC
D0
1U
50
V2
KX
-1G
P
PC4612SC
D0
1U
50
V2
KX
-1G
P
1 2PG4618
GAP-CLOSE-PWR
PG4618
GAP-CLOSE-PWR
12
PC4607SCD1U25V3KX-GP
PC4607SCD1U25V3KX-GP
12
PC4606
SC1U25V3KX-1-GP
PC4606
SC1U25V3KX-1-GP
VIN
16
BOOT29
UGATE210
PHASE211
VOUT27
FB25
EN13
ENTRIP26
REF3
TONSEL4
SKIPSEL14
VR
EG
38
VR
EG
517
LG1_CP18
GND25
PGND15
ENTRIP11
PGOOD23
FB12
VOUT124
PHASE120
UGATE121
BOOT122
LGATE212
LGATE119
PU4601
RT8205BGQW-GP
PU4601
RT8205BGQW-GP
12
PR4601127KR2F-GPPR4601127KR2F-GP
12
PC4624SC18P50V2JN-1-GP
DYPC4624SC18P50V2JN-1-GP
DY
1 2PG4608
GAP-CLOSE-PWR
PG4608
GAP-CLOSE-PWR
1 2PG4625
GAP-CLOSE-PWR
PG4625
GAP-CLOSE-PWR
12PG4603
GAP-CLOSE-PWR
PG4603
GAP-CLOSE-PWR
1 2PG4621
GAP-CLOSE-PWR
PG4621
GAP-CLOSE-PWR
12PG4624
GAP-CLOSE-PWR
PG4624
GAP-CLOSE-PWR
1 2PR4608 820KR2F-GPDYPR4608 820KR2F-GPDY
12PG4607
GAP-CLOSE-PWR
PG4607
GAP-CLOSE-PWR
1 2
PG4631
GAP-CLOSE-PWR-3-GP
PG4631
GAP-CLOSE-PWR-3-GP
1 2PG4627
GAP-CLOSE-PWR
PG4627
GAP-CLOSE-PWR
1 2
PR4622
820KR3J-GP
PR4622
820KR3J-GP
1 2PG4629
GAP-CLOSE-PWR
PG4629
GAP-CLOSE-PWR
12
PTC4603ST220U6D3VDM-15GPPTC4603ST220U6D3VDM-15GP
12
PG4623
GA
P-C
LO
SE
-PW
R-3
-GP
PG4623
GA
P-C
LO
SE
-PW
R-3
-GP
12
PG4626
GA
P-C
LO
SE
-PW
R-3
-GP
PG4626
GA
P-C
LO
SE
-PW
R-3
-GP
1 2 3456
PU4606DMN66D0LDW-7-GP
PU4606DMN66D0LDW-7-GP
12
PC4613
SC
10
U2
5V
6K
X-1
GP
PC4613
SC
10
U2
5V
6K
X-1
GP
12
PR4614
100KR2J-1-GP
PR4614
100KR2J-1-GP
12PG4601
GAP-CLOSE-PWR
PG4601
GAP-CLOSE-PWR
12
PR4602100KR2J-1-GPPR4602100KR2J-1-GP
12
PC4626
SC
10
U1
0V
5K
X-2
GP
PC4626
SC
10
U1
0V
5K
X-2
GP
12 PR46210R2J-2-GPDY PR46210R2J-2-GPDY
12
PC4610
SC
10
U2
5V
6K
X-1
GP
PC4610
SC
10
U2
5V
6K
X-1
GP
12PG4606
GAP-CLOSE-PWR
PG4606
GAP-CLOSE-PWR
12
PR4617
0R2J-2-GPDYPR4617
0R2J-2-GPDY
12
PR461233KR2F-GPPR461233KR2F-GP
12
PC4611SC
10
U2
5V
6K
X-1
GP
DY
PC4611SC
10
U2
5V
6K
X-1
GP
DY
12
PC4623SC18P50V2JN-1-GPDYPC4623SC18P50V2JN-1-GPDY
1 2PG4604
GAP-CLOSE-PWR
PG4604
GAP-CLOSE-PWR
12PG4628
GAP-CLOSE-PWR
PG4628
GAP-CLOSE-PWR
12
3
PD4602BAT54S-5-GPPD4602BAT54S-5-GP
12
PR46110R2J-2-GP
DY
PR46110R2J-2-GP
DY
12345 6 7 8
SSSGD D D D
PU4605 FD
S6
69
0A
S-G
P
65MOS SSSGD D D D
PU4605 FD
S6
69
0A
S-G
P
65MOS
1 2PG4611
GAP-CLOSE-PWR
PG4611
GAP-CLOSE-PWR
1 2
PG4612GAP-CLOSE-PWR-3-GP
PG4612GAP-CLOSE-PWR-3-GP
12
PR46062D2R5F-2-GP DYPR46062D2R5F-2-GP DY
1 2PG4630
GAP-CLOSE-PWR
PG4630
GAP-CLOSE-PWR
1 2PG4619
GAP-CLOSE-PWR
PG4619
GAP-CLOSE-PWR
12
PTC4602ST
22
0U
6D
3V
DM
-15
GP
PTC4602ST
22
0U
6D
3V
DM
-15
GP
12
PR46096K65R2F-GP
PR46096K65R2F-GP
1 2PG4616
GAP-CLOSE-PWR
PG4616
GAP-CLOSE-PWR
12
PC
46
22
SC
D2
2U
10
V2
KX
-1G
P
PC
46
22
SC
D2
2U
10
V2
KX
-1G
P
12
PC4604SCD1U25V3KX-GP
PC4604SCD1U25V3KX-GP
12
PR4603127KR2F-GPPR4603127KR2F-GP
1 2PG4613
GAP-CLOSE-PWR
PG4613
GAP-CLOSE-PWR
12PG4620
GAP-CLOSE-PWR
PG4620
GAP-CLOSE-PWR
12
PC
46
02
SC
1K
P5
0V
2K
X-1
GP
PC
46
02
SC
1K
P5
0V
2K
X-1
GP
12
PR46072D2R5F-2-GPPR46072D2R5F-2-GP
12
PL4601
COIL-3D3UH-15-GP
PL4601
COIL-3D3UH-15-GP
12
PC4608SCD1U25V3KX-GP
PC4608SCD1U25V3KX-GP
12
PC
46
19
SC
D1
U1
0V
2K
X-4
GP
DY PC
46
19
SC
D1
U1
0V
2K
X-4
GP
DY
1 2
PL4602
IND-2D2UH-46-GP-U
PL4602
IND-2D2UH-46-GP-U
1 2
PR4620
0R0402-PAD
PR4620
0R0402-PAD
12345 6 7 8
SSSGD D D D
PU4603 FD
S8
88
4-G
P
65MOS SSSGD D D D
PU4603 FD
S8
88
4-G
P
65MOS
12
PC
46
25S
C4
D7
U1
0V
5K
X-4
GP
PC
46
25S
C4
D7
U1
0V
5K
X-4
GP
1 2PG4615
GAP-CLOSE-PWR
PG4615
GAP-CLOSE-PWR
12
PR46100R2J-2-GPDYPR46100R2J-2-GPDY
12
PC
46
05
SC
18
P5
0V
2JN
-1-G
P
DY
PC
46
05
SC
18
P5
0V
2JN
-1-G
P
DY
12P
C4
60
9S
CD
1U
25
V2
KX
-GP
PC
46
09
SC
D1
U2
5V
2K
X-G
P
1 2
PC4617SCD1U25V3KX-GPPC4617SCD1U25V3KX-GP
12
PR461310KR2F-2-GP
PR461310KR2F-2-GP
12
PC4621SC330P50V2KX-3GPDY
PC4621SC330P50V2KX-3GPDY
12
PC
46
15
SC
D1
U2
5V
2K
X-G
PP
C4
61
5S
CD
1U
25
V2
KX
-GP
1 2
PR46044D7R3F-L-GP
PR46044D7R3F-L-GP
12
PC4603SCD1U25V3KX-GP
PC4603SCD1U25V3KX-GP
1 2 3 45678
S S S GDDDD PU4604F
DS
66
90
AS
-GP
65MOS
S S S GDDDD PU4604F
DS
66
90
AS
-GP
65MOS
12PG4622
GAP-CLOSE-PWR
PG4622
GAP-CLOSE-PWR
1 2PG4614
GAP-CLOSE-PWR
PG4614
GAP-CLOSE-PWR
12
PTC4601ST
10
0U
6D
3V
BM
-5G
P
DY
PTC4601ST
10
0U
6D
3V
BM
-5G
P
DY
12
PR4619
0R0402-PAD
PR4619
0R0402-PAD
12PG4609
GAP-CLOSE-PWR
PG4609
GAP-CLOSE-PWR
12
PR461521K5R2F-GPPR461521K5R2F-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CPU_VDD1_RUN_FB_H
PHASE0ISP1ISN1
UGATE_NB
ISP1_R
ISP0_R
LGATE_NB
6265_FB1_R
6265_FB1_C
6265_FB0_R
6265_FB0_C
BOOT_NB BOOT_NB_R
62
65
_V
IN
ISP0ISN0
62
65
_C
OM
P_
NB
62
65
_F
B_
NB
6265_VDIFF0
UGATE1
62
65
_V
SE
N0
6265_FB06265_COMP0
PH
AS
E_
NB
_R
6265_VW0
62
65
_O
FS
/VF
IXE
N
ISN
0
BOOT_NB
CPU_SVC_R
PHASE_NB
6265_OCSET
CPU_SVD_R
LGATE0
62
65
_V
DIF
F1
LGATE1
PHASE16
26
5_
VC
C
62
65
_F
B1
62
65
_C
OM
P1
62
65
_V
W1
BOOT1
VCC_CORE_EN
BOOT0_R
PHASE_NB
UGATE_NB
BOOT0
62
65
_F
SE
T_
NB
62
65
_R
TN
1
ISN
1
CP
U_
VD
DN
B_
RU
N_
FB
_H
_R
PHASE1
BOOT1_RBOOT1
ISP
1
6265_RBIAS
BOOT0UGATE0PHASE0
LGATE_NB
62
65
_V
SE
N1
62
65
_R
TN
0
6265_FB_NB_R
PHASE_NB
CPU_VDDNB_RUN_FB_L_R
PH
AS
EN
B_
RC
LGATE0
PH
AS
E0
_R
CP
HA
SE
1_
RC
LGATE1
UGATE0
UGATE1
ISP
0
+5V_RUN +3.3V_RUN
GNDA_VCORE
GNDA_VCORE
+5V_RUN
GNDA_VCORE
GNDA_VCORE
GNDA_VCORE
+VCC_CORE
+VCC_CORE
GNDA_VCORE
+VCC_CORE
+VDDNB
+VDDNB
+VCC_CORE
+1.8V_RUN
+3.3V_RUN
+PWR_SRC
GNDA_VCORE
+PWR_SRC
+5V_RUN
+PWR_SRC
+PWR_SRC
CPU_VDD0_RUN_FB_H(10)CPU_VDD0_RUN_FB_L(10)
CPU_SVC(10)IMVP_VR_ON(37)
CPU_PWRGD_SVID_REG(10)CPU_SVD(10)
IMVP_PWRGD(37,41,48,51)
CPU_VDD1_RUN_FB_H(10)CPU_VDD1_RUN_FB_L(10)
CPU_VDDNB_RUN_FB_H (10)
CPU_VDDNB_RUN_FB_L (10)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +VCC_CORE&+VDDNB
A2
47 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +VCC_CORE&+VDDNB
A2
47 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +VCC_CORE&+VDDNB
A2
47 95Thursday, March 04, 2010
<Core Design>
1%
Close to CPU socket
SSID = CPU.Regulator
+VCC_CORE
Design Current: 36A
39.6A<OCP<54A
+VDDNB
Design Current: 2.8A
Peak current: 4A
4.4A<OCP<5.6A
G S
D
G S
D
D
SG
Parallel
G S
D
ISL6265HRTZ-T for +VCC_CORE&+VDDNBI/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor:4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20DO/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01H/S:VISHAY SIS412DN-T1-GE3/ 24mohm/[email protected]/ 84.00412.037L/S:VISHAY SIS412DN-T1-GE3/ 24mohm/[email protected]/ 84.00412.037
I/P cap: 10U 25V K1206 X5R/ 78.10622.52LInductor: 0.36UH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm Isat =60Arms 68.R3610.20CO/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01H/S:VISHAY SiR462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037L/S:VISHAY SI7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037
D
G S
D
G S
0907
0907
9/15
5V, 10mA
1117-7
1125-1
1229-2
0114-1
0114-1
0114-1
0114-1
0114-1
0210-1
0210-1
0210-1
0210-3
1 2
PR4750
10R2F-L-GP
DYPR4750
10R2F-L-GP
DY
1 2
PR4708
0R0603-PAD
PR4708
0R0603-PAD
12
PC
47
13
SC
10
U2
5V
6K
X-1
GP
PC
47
13
SC
10
U2
5V
6K
X-1
GP
12
PR
47
10
0R
2J-2
-GP
DY
PR
47
10
0R
2J-2
-GP
DY
12
PC
47
05
SC
10
U2
5V
6K
X-1
GP
PC
47
05
SC
10
U2
5V
6K
X-1
GP
12345 6 7 8
SSS
D D D D
G
PU4706
SIS
40
6D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4706
SIS
40
6D
N-T
1-G
E3
-GP
65MOS
1 2
PR4751
NTC-10K-26-GP
DYPR4751
NTC-10K-26-GP
DY
1 2
PC4736
SCD1U16V3KX-3GP
PC4736
SCD1U16V3KX-3GP
12
PC
47
18
SC
D0
1U
50
V2
KX
-1G
P
DY
PC
47
18
SC
D0
1U
50
V2
KX
-1G
P
DY
12
PC
47
30
SC
10
U2
5V
6K
X-1
GP
PC
47
30
SC
10
U2
5V
6K
X-1
GP
1 2PR47190R0402-PAD
PR47190R0402-PAD
1 2
PG4701
GAP-CLOSE-PWR
PG4701
GAP-CLOSE-PWR
12
PC
47
28
SC
12
00
P5
0V
2K
X-1
GP
PC
47
28
SC
12
00
P5
0V
2K
X-1
GP
12
PR
47
48
16
KR
2F
-GP
PR
47
48
16
KR
2F
-GP
12
PT
C4
70
4
SE
33
0U
2V
DM
-L-G
P
PT
C4
70
4
SE
33
0U
2V
DM
-L-G
P
1 2PR4729 0R0402-PADPR4729 0R0402-PAD
12
PR
47
23
1K
R2
J-1-G
P
PR
47
23
1K
R2
J-1-G
P
1 2PR4717 0R0402-PADPR4717 0R0402-PAD
1 2
PR4724
1R3J-L1-GP
PR4724
1R3J-L1-GP
1 2
PC4719
SCD22U25V3KX-GP
PC4719
SCD22U25V3KX-GP
1 2
PL4702
IND-4D7UH-88-GP
PL4702
IND-4D7UH-88-GP
1 2
PC4703
SC1200P50V2KX-1GP
PC4703
SC1200P50V2KX-1GP
12
PC4711SC330P50V2KX-3GPDYPC4711SC330P50V2KX-3GPDY
12
PC
47
34
SC
D1
U5
0V
3K
X-G
P
PC
47
34
SC
D1
U5
0V
3K
X-G
P
12
PR
47
36
10
R2
J-2-G
P
DY
PR
47
36
10
R2
J-2-G
P
DY
12
PC4737SC330P50V2KX-3GPDYPC4737SC330P50V2KX-3GPDY
12
PT
C4
71
0
SE
10
0U
25
VM
-14
GP
PT
C4
71
0
SE
10
0U
25
VM
-14
GP
1 2PR47078K06R2F-GP
PR47078K06R2F-GP
1 2PR4718 0R0402-PADPR4718 0R0402-PAD
1 2
PC4725
SC1KP50V2KX-1GP
PC4725
SC1KP50V2KX-1GP
1 2
PC4722
SC1KP50V2KX-1GP
DYPC4722
SC1KP50V2KX-1GP
DY
1 2PR472124KR2F-GP
PR472124KR2F-GP
12345 6 7 8
SSS
D D D D
G
PU4704
SIS
40
6D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4704
SIS
40
6D
N-T
1-G
E3
-GP
65MOS
12
PR
47
47
2D
2R
5F
-2-G
P
DY
PR
47
47
2D
2R
5F
-2-G
P
DY
1 2
PL4703
COIL-D36UH-3-GP
PL4703
COIL-D36UH-3-GP
12
PR
47
35
10
R2
J-2-G
P
PR
47
35
10
R2
J-2-G
P
1 2
PR4739
1KR2F-3-GP
PR4739
1KR2F-3-GP
12
PT
C4
70
1
SE
33
0U
2V
DM
-L-G
P
PT
C4
70
1
SE
33
0U
2V
DM
-L-G
P
12
PG
47
03
GA
P-C
LO
SE
-PW
R-3
-GP
PG
47
03
GA
P-C
LO
SE
-PW
R-3
-GP
1 2
PR4746
1R3J-L1-GP
PR4746
1R3J-L1-GP
12
PR
47
05
10
R2
J-2-G
P
PR
47
05
10
R2
J-2-G
P
1 2
PR4738
249R2F-GP
DYPR4738
249R2F-GP
DY
12345 6 7 8
SSS
D D D D
G
PU4707SIS
40
2D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4707SIS
40
2D
N-T
1-G
E3
-GP
65MOS
1 2
PC4723
SC4700P50V2KX-1GP
PC4723
SC4700P50V2KX-1GP
12
PT
C4
70
3
SE
33
0U
2V
DM
-L-G
P
PT
C4
70
3
SE
33
0U
2V
DM
-L-G
P
12345 6 7 8
SSS
D D D D
G
PU4708SIS
40
2D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4708SIS
40
2D
N-T
1-G
E3
-GP
65MOS
1 2
PC4702
SC33P50V2JN-3GP
PC4702
SC33P50V2JN-3GP
12345 6 7 8
SSSGD D D D P
U4
70
2
SIS
41
2D
N-T
1-G
E3
-GP
65MOS SSSGD D D D P
U4
70
2
SIS
41
2D
N-T
1-G
E3
-GP
65MOS
1 2PR4720 93K1R2F-L-GPPR4720 93K1R2F-L-GP
12
PR
47
25
2D
2R
5F
-2-G
P
DY
PR
47
25
2D
2R
5F
-2-G
P
DY
1 2PR4730 0R0402-PADPR4730 0R0402-PAD
12
PC
47
33
SC
12
00
P5
0V
2K
X-1
GP
DY
PC
47
33
SC
12
00
P5
0V
2K
X-1
GP
DY
1 2
PC4726
SC4700P50V2KX-1GP
DYPC4726
SC4700P50V2KX-1GP
DY
12
PC
47
10
SC
4D
7U
6D
3V
5K
X-3
GP
PC
47
10
SC
4D
7U
6D
3V
5K
X-3
GP
12
PC
47
17
SC
D1
U2
5V
2Z
Y-1
GP
PC
47
17
SC
D1
U2
5V
2Z
Y-1
GP
1 2PR4733 0R0402-PADPR4733 0R0402-PAD
12345 6 7 8
SSS
D D D D
G
PU4711SIS406DN-T1-GE3-GP
65MOS SSS
D D D D
G
PU4711SIS406DN-T1-GE3-GP
65MOS
1 2
PC4735
SCD22U25V3KX-GP
PC4735
SCD22U25V3KX-GP
12345 6 7 8
SSS
D D D D
G
PU4710SIS406DN-T1-GE3-GP
65MOS SSS
D D D D
G
PU4710SIS406DN-T1-GE3-GP
65MOS
1 2PR4734 0R0402-PADPR4734 0R0402-PAD
12
PR
47
15
0R
2J-2
-GP DY
PR
47
15
0R
2J-2
-GP DY
12
PC
47
15
SC
10
U2
5V
6K
X-1
GP
PC
47
15
SC
10
U2
5V
6K
X-1
GP
1 2
PR4742
6K81R2F-1-GP
DY
PR4742
6K81R2F-1-GP
DY
12
PT
C4
70
9
SE
33
0U
2V
DM
-L-G
P
DY
PT
C4
70
9
SE
33
0U
2V
DM
-L-G
P
DY
12
PT
C4
70
5
SE
33
0U
2V
DM
-L-G
P
PT
C4
70
5
SE
33
0U
2V
DM
-L-G
P
12
PC
47
07
SC
D1
U5
0V
3K
X-G
P
PC
47
07
SC
D1
U5
0V
3K
X-G
P
1 2
PL4701
COIL-D36UH-3-GP
PL4701
COIL-D36UH-3-GP
1 2
PR4732
NTC-10K-26-GP
DYPR4732
NTC-10K-26-GP
DY1
2
PR
47
16
10
R2
F-L
-GP
PR
47
16
10
R2
F-L
-GP
12
PC4721SC330P50V2KX-3GPDYPC4721SC330P50V2KX-3GPDY
1 2
PR4740
6K81R2F-1-GP
PR4740
6K81R2F-1-GP
1 2
PC4704
SC1KP50V2KX-1GP
PC4704
SC1KP50V2KX-1GP
12
PR
47
26
10
R2
J-2-G
P
PR
47
26
10
R2
J-2-G
P
12
PR
47
14
10
KR
2J-3
-GP
DY
PR
47
14
10
KR
2J-3
-GP
DY
1 2
PR4701
2R3J-GP
PR4701
2R3J-GP
1 2
PR4703
2R3J-GP
PR4703
2R3J-GP
1 2
PR4704
22KR2F-GP
PR4704
22KR2F-GP
12
PT
C4
70
6
SE
10
0U
25
VM
-14
GP
PT
C4
70
6
SE
10
0U
25
VM
-14
GP
12
PC
47
14
SC
10
U2
5V
6K
X-1
GP
PC
47
14
SC
10
U2
5V
6K
X-1
GP
1 2
PR4749
4K02R2F-GP
PR4749
4K02R2F-GP
1 2
PR47120R0402-PADPR47120R0402-PAD
12
PC
47
09
SC
1U
10
V2
KX
-1G
P
PC
47
09
SC
1U
10
V2
KX
-1G
P
12
PC
47
38
SC
D1
U2
5V
2Z
Y-1
GP
PC
47
38
SC
D1
U2
5V
2Z
Y-1
GP
1 2
PC4727
SC180P50V2JN-1GP
DYPC4727
SC180P50V2JN-1GP
DY
12
PG
47
02
GA
P-C
LO
SE
-PW
R-3
-GP
PG
47
02
GA
P-C
LO
SE
-PW
R-3
-GP
12
PR
47
44
54
K9
R2
F-L
-GP
PR
47
44
54
K9
R2
F-L
-GP
12345 6 7 8
SSS
D D D D
G
PU4709SIS
40
2D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4709SIS
40
2D
N-T
1-G
E3
-GP
65MOS
12
PC
47
12
SC
2D
2U
10
V3
KX
-1G
P
PC
47
12
SC
2D
2U
10
V3
KX
-1G
P
1 2
PR47060R0402-PADPR47060R0402-PAD
12345 6 7 8
SSS
D D D D
G
PU4705SIS
40
2D
N-T
1-G
E3
-GP
65MOS SSS
D D D D
G
PU4705SIS
40
2D
N-T
1-G
E3
-GP
65MOS
1 2
PR4702
44K2R2F-1-GP
PR4702
44K2R2F-1-GP
12
PT
C4
70
7
SE
33
0U
2V
DM
-L-G
P
PT
C4
70
7
SE
33
0U
2V
DM
-L-G
P
1 2
PC4720
SCD1U16V3KX-3GP
PC4720
SCD1U16V3KX-3GP
12
PC
47
01
SC
1U
10
V3
KX
-3G
P
PC
47
01
SC
1U
10
V3
KX
-3G
P
1 2
PC4724
SC180P50V2JN-1GP
PC4724
SC180P50V2JN-1GP
1 2
PR4737
249R2F-GP
PR4737
249R2F-GP
OFS/VFIXEN1
PGOOD2
PWROK3
SVD4
SVC5
ENABLE6
RBIAS7
OCSET8
VDIFF09
FB010
COMP011
VW012
ISP
013
ISN
014
VS
EN
015
RT
N0
16
RT
N1
17
VS
EN
118
VD
IFF
119
FB
120
CO
MP
121
VW
122
ISP
123
ISN
124
VIN
48
VC
C47
FB
_N
B46
CO
MP
_N
B45
FS
ET
_N
B44
VS
EN
_N
B43
RT
N_N
B42
OC
SE
T_N
B41
PG
ND
_N
B40
LG
AT
E_N
B39
PH
AS
E_N
B38
UG
AT
E_N
B37
GN
D49
BOOT_NB36
BOOT035
UGATE034
PHASE033
PGND032
LGATE031
PVCC30
LGATE129
PGND128
PHASE127
UGATE126
BOOT125
PU4701
ISL6265AHRTZ-T-GP
PU4701
ISL6265AHRTZ-T-GP
12
PR47090R0402-PAD
PR47090R0402-PAD
12
PR
47
22
16
KR
2F
-GP
PR
47
22
16
KR
2F
-GP
1 2
PR4741
1KR2F-3-GP
DYPR4741
1KR2F-3-GP
DY
12
PC
47
29
SC
10
U2
5V
6K
X-1
GP
PC
47
29
SC
10
U2
5V
6K
X-1
GP
1 2
PC4708
SCD22U25V3KX-GP
PC4708
SCD22U25V3KX-GP
12
PR
47
27
0R
2J-2
-GP
PR
47
27
0R
2J-2
-GP
1 2
PR4728
4K02R2F-GP
PR4728
4K02R2F-GP
12
PR
47
43
54
K9
R2
F-L
-GP
DY
PR
47
43
54
K9
R2
F-L
-GP
DY
12345 6 7 8
SSSGD D D D P
U4
70
3
SIS
41
2D
N-T
1-G
E3
-GP
65MOS SSSGD D D D P
U4
70
3
SIS
41
2D
N-T
1-G
E3
-GP
65MOS
1 2
PR4731
10R2F-L-GP
DYPR4731
10R2F-L-GP
DY
12
PC
47
31
SC
10
U2
5V
6K
X-1
GP
PC
47
31
SC
10
U2
5V
6K
X-1
GP
12
PR
47
13
10
KR
2J-3
-GP
PR
47
13
10
KR
2J-3
-GP
12
PR47112D2R5F-2-GP
DY PR47112D2R5F-2-GP
DY
12
PT
C4
70
8
SE
33
0U
2V
DM
-L-G
P
DY
PT
C4
70
8
SE
33
0U
2V
DM
-L-G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_LL+1.1V_VOUT_VFB
+1.1V_VOUT
+1.1V_VOUT_VFB
+1.1V_VOUT_TON
+1.1V_DRVL+1.1V_DRVH
+1.1V_VOUT_BST
+1.1V_LL1
+1.1V_VOUT_TRIP
+VDDC_EN
+1.1V_VOUT
+1.1V_VOUT_V5FILT
VDDC_PWRGD
+5V_ALW
+5V_ALW
+1.1V_RUN
+PWR_SRC
IMVP_PWRGD(37,41,47,51)VDDC_PWRGD (37,41)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT8209E_+1.1V_RUN
A3
48 95Monday, March 08, 2010
<Core Design>
Berry AMD Discrete/UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT8209E_+1.1V_RUN
A3
48 95Monday, March 08, 2010
<Core Design>
Berry AMD Discrete/UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT8209E_+1.1V_RUN
A3
48 95Monday, March 08, 2010
<Core Design>
Berry AMD Discrete/UMA
RT8209EGQW for +1.1V_RUN
SSID = PWR.Plane.Regulator_+1.1V_RUN
Vout=0.75V*(R1+R2)/R2
Close to VFB Pin (pin5)
PRbPRa
4.7 ohmRT8209B 10 ohm
0 ohm
*DEFAULT
*300 ohmTPS51117
PWM TYPE
I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN 33Arms CYNTEC/ 68.1R510.10J
O/P cap: 330U 2.5V EEFCX0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/[email protected]/ 84.07686.037
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/[email protected]/ 84.00164.037
Design Current = 7.4A11.65A<OCP < 15.89A
R1
R2
PRa
PRb
5V, 1.25mA
1117-2
1119-2
0114-1
0210-1
0222-3Remove
0222-3
0308-1 12
PT
C4803
ST
330U
2V
DM
-3G
PP
TC
4803
ST
330U
2V
DM
-3G
P12
PT
C4801
SE
330U
2D
5V
M-G
P
PT
C4801
SE
330U
2D
5V
M-G
P
1 2PR4804 300KR2F-GPPR4804 300KR2F-GP
12
PG
4817
GA
P-C
LO
SE
-PW
R-3
-GP
PG
4817
GA
P-C
LO
SE
-PW
R-3
-GP
12
PC
4805
SC
18P
50V
2JN
-1-G
P
DY
PC
4805
SC
18P
50V
2JN
-1-G
P
DY
12
PC
4809
SC
330P
50V
2K
X-3
GP
DYP
C4809
SC
330P
50V
2K
X-3
GP
DY
12
PC
4812
SC
10U
25V
6K
X-1
GP
PC
4812
SC
10U
25V
6K
X-1
GP
12
PC
4801
SC
1U
10V
3K
X-3
GP
PC
4801
SC
1U
10V
3K
X-3
GP
12
PT
C4802
ST
330U
2V
DM
-3G
PP
TC
4802
ST
330U
2V
DM
-3G
P
12
PR
4803
9K
31R
2F
-GP
PR
4803
9K
31R
2F
-GP
12
PC
4806
SC
D1U
50V
3K
X-G
P
PC
4806
SC
D1U
50V
3K
X-G
P
12345 6 7 8
SSSGD D D D P
U4804
SIR
164D
P-T
1-G
E3-G
P
DY SSSGD D D D P
U4804
SIR
164D
P-T
1-G
E3-G
P
DY
1 2PR4808 0R0402-PADPR4808 0R0402-PAD
12
PC
4803
SC
10U
25V
6K
X-1
GP
PC
4803
SC
10U
25V
6K
X-1
GP
12345 6 7 8
SSSGD D D D
PU
4805
SIR
164D
P-T
1-G
E3-G
P
DY SSSGD D D D
PU
4805
SIR
164D
P-T
1-G
E3-G
P
DY
12
PC
4808
SC
4700P
50V
2K
X-1
GP
DY
PC
4808
SC
4700P
50V
2K
X-1
GP
DY
12345 6 7 8
SSGD D D D
S
PU
4802
SI7
686D
P-T
1-G
P
65MOSSSGD D D D
S
PU
4802
SI7
686D
P-T
1-G
P
65MOS1
2
PC
4802
SC
1U
10V
3K
X-3
GP
PC
4802
SC
1U
10V
3K
X-3
GP
12
PC
4810
SC
10U
25V
6K
X-1
GP
PC
4810
SC
10U
25V
6K
X-1
GP
12
PC
4804
SC
4D
7U
6D
3V
5K
X-3
GP
PC
4804
SC
4D
7U
6D
3V
5K
X-3
GP
12
PR
4802
2D
2R
5F
-2-G
P
DY
PR
4802
2D
2R
5F
-2-G
P
DY
12
PC
4807
SC
D1U
10V
2K
X-4
GP
PC
4807
SC
D1U
10V
2K
X-4
GP
1 2
PC4811
SCD1U25V3KX-GP
PC4811
SCD1U25V3KX-GP
1 2
PL4801
COIL-1D5UH-25-GP
PL4801
COIL-1D5UH-25-GP
EN/DEM1
TON2
VOUT 3
VDD4
FB5
PGOOD 6
GND 7
PGND 8
LGATE 9VDDP10
CS11
PHASE 12
UGATE 13
BOOT14
NC#15 15
PU4801
RT8209EGQW-GP
PU4801
RT8209EGQW-GP
12345 6 7 8
SSSGD D D D P
U4803
SIR
164D
P-T
1-G
E3-G
P
65MOS SSSGD D D D P
U4803
SIR
164D
P-T
1-G
E3-G
P
65MOS
12
PR
4805
18K
R2F
-GP
PR
4805
18K
R2F
-GP
12
PR480738K3R2F-GPPR480738K3R2F-GP
1 2
PR4806
4D7R3J-L1-GP
PR4806
4D7R3J-L1-GP1
2
PR
4801
10R
3J-3
-GP
PR
4801
10R
3J-3
-GP
KA
PD
4801
RB
551V
30-G
P
PD
4801
RB
551V
30-G
P
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TPS51116_LGT
TPS51116_VDDQSNS
TPS51116_VBST
TPS51116_UGT
51116_VDDQSET
TPS51116_PHS
TPS51116_VBST1
TPS51116_PHS_SET
TPS51116_VDDQSNS
TPS51116_UGT
TPS51116_VBST
51116_VDDQSET
0D75V_EN
0D75V_EN
TPS51116_LGT
TPS51116_PHS
51116_VDD
+1.5V_SUS
+5116_PWR_SRC
+5116_PWR_SRC
+0D75V_DDR_P +0.75V_DDR_VTT
+PWR_SRC
+0D75V_DDR_P
+0D75V_DDR_P
+5V_ALW
+5V_ALW
+5V_ALW
+1.5V_SUS
+5V_ALW
+V_DDR_REF
+1.5V_SUS
+5V_ALW
+5116_PWR_SRC
+3.3V_RUN
PM_SLP_S5#(21,37)
PM_SLP_S3#(21,37,41,42,52,89)
PM_SLP_S5#(21,37)
RUNPWROK(51,52,89,90)
1.5V_RUN_EN(37,42)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8207_+1.5V_SUSA3
49 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8207_+1.5V_SUSA3
49 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8207_+1.5V_SUSA3
49 95Thursday, March 04, 2010
<Core Design>
I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10J
O/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/[email protected]/ 84.07686.037
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/[email protected]/ 84.00164.037
VDDQSET VDDQ (V) VTTREF and VTT NOTE
GND
V5IN
FB Resistors
2.5
Adjustable
1.8
VVDDQSNS/2
VVDDQSNS/2
VVDDQSNS/2
DDR
DDR2
1.5 V < VVDDQ < 3 V
State S3 S5 VDDR VTTREF VTT
S0
S3
S4/S5
Hi Hi
HiLo
Lo Lo
On
On
On
On
On
Off Off Off
Off(Hi-Z)
SSID = PWR.Plane.Regulator_1p5v0p75v
Close to VFB Pin (pin5)
TI: Non_ASM RT: ASM
Design Current = 18.45A28.99A<OCP< 34.3ADesign Current = 0.7A
0622
5V, 0.8mA
9/18
11/9
Refer to DJ1 PR8606
1116-61118-3
1119-7
1120-7
1125-1
1125-1
1125-1
0114-1
0225-3
1 2
PR4911
0R2J-2-GPDYPR4911
0R2J-2-GPDY
12
PC
4912
SC
4D
7U
25V
5K
X-G
PP
C4912
SC
4D
7U
25V
5K
X-G
P
21
PD4901CH551H-30PT-GP
DY PD4901CH551H-30PT-GP
DY
12
PG4909
GAP-CLOSE-PWR
PG4909
GAP-CLOSE-PWR
12
PC4905SC1U10V3KX-3GP
PC4905SC1U10V3KX-3GP
12
PC
4919
SC
D1U
10V
2K
X-4
GP
PC
4919
SC
D1U
10V
2K
X-4
GP
12
PC
4915
SC
10U
6D
3V
5M
X-3
GP
PC
4915
SC
10U
6D
3V
5M
X-3
GP
12345 6 7 8
SSSGD D D D
PU4903
SIR164DP-T1-GE3-GP
65MOSSSSGD D D D
PU4903
SIR164DP-T1-GE3-GP
65MOS
VTT24
VT
TR
EF
5
FB 9
VTTSNS2
VD
DP
15
VLDOIN23
PHASE 20
UGATE 21
CS
16
S511
VTTGND1
PGOOD13
VDDQ 8
BOOT 22
LGATE 19
GN
D3
MODE4
PGND 18
DEM 6
S310
NC#17 17
VD
D14
TON12
NC#77
GN
D25
PU4901
RT8207GQW-GP
PU4901
RT8207GQW-GP
12
PC
4908
SC
2D
2U
6D
3V
3K
X-G
P
PC
4908
SC
2D
2U
6D
3V
3K
X-G
P
1 2PR4907 0R2J-2-GPDYPR4907 0R2J-2-GPDY
12
PG
4918
GA
P-C
LO
SE
-PW
R-3
-GP
PG
4918
GA
P-C
LO
SE
-PW
R-3
-GP
12
PC
4914
SC
10U
6D
3V
5M
X-3
GP
PC
4914
SC
10U
6D
3V
5M
X-3
GP
12
PC4904SCD1U10V2KX-4GPPC4904SCD1U10V2KX-4GP
1 2PR4904 0R2J-2-GPDYPR4904 0R2J-2-GPDY
12
PC
4909
SC
10U
25V
6K
X-1
GP
PC
4909
SC
10U
25V
6K
X-1
GP
12
PR49133D9R5J-GPPR49133D9R5J-GP
12
PC4907SC1U10V3KX-3GP
DY PC4907SC1U10V3KX-3GP
DY
12
PC
4903
SC
1U
10V
3K
X-3
GP
PC
4903
SC
1U
10V
3K
X-3
GP
1 2
PR49080R0603-PADPR49080R0603-PAD
12
PC
4918
SC
4D
7U
6D
3V
5K
X-3
GP
PC
4918
SC
4D
7U
6D
3V
5K
X-3
GP
1 2
PL4901
COIL-1D5UH-25-GP
PL4901
COIL-1D5UH-25-GP
1 2
PC4902SC1KP50V2KX-1GP
PC4902SC1KP50V2KX-1GP
1 2PR49120R0603-PAD
PR49120R0603-PAD
1 2
PG4917
GAP-CLOSE-PWR
PG4917
GAP-CLOSE-PWR
1 2PR4902
12KR2F-L-GP
PR4902
12KR2F-L-GP
12
PC
4923
SC
D1U
10V
2K
X-4
GP
PC
4923
SC
D1U
10V
2K
X-4
GP
12
PG4911
GAP-CLOSE-PWR
PG4911
GAP-CLOSE-PWR
12
PT
C4902
SE
220U
2V
DM
-8G
PP
TC
4902
SE
220U
2V
DM
-8G
P
12
PR491430KR2F-GP
PR491430KR2F-GP
12
PC
4913
SC
D1U
10V
2K
X-4
GP
PC
4913
SC
D1U
10V
2K
X-4
GP
1 2PR4910 0R0402-PADPR4910 0R0402-PAD
1 2
PG4901
GAP-CLOSE-PWR
PG4901
GAP-CLOSE-PWR
1 2PR4909 1M1R2J-GPDYPR4909 1M1R2J-GPDY
12
PC
4911
SC
D1U
50V
3K
X-G
PP
C4911
SC
D1U
50V
3K
X-G
P
12345 6 7 8
SSGD D D D
S
PU4902
SI7686DP-T1-GP
65MOSSSGD D D D
S
PU4902
SI7686DP-T1-GP
65MOS
1 2PR4906620KR2F-GPPR4906620KR2F-GP
12
PG4907
GAP-CLOSE-PWR
PG4907
GAP-CLOSE-PWR
12
PR491530KR2F-GP
PR491530KR2F-GP
12 PC4901
SC1U10V3KX-3GPPC4901
SC1U10V3KX-3GP
12
PC4920SC680P50V3JN-GPPC4920SC680P50V3JN-GP
12
PT
C4901
SE
220U
2V
DM
-8G
PP
TC
4901
SE
220U
2V
DM
-8G
P
12
PR4916
100KR2J-1-GP
PR4916
100KR2J-1-GP
12
PC4921SC18P50V2JN-1-GP
DY PC4921SC18P50V2JN-1-GP
DY
12
PR49015D1R3J-GPPR49015D1R3J-GP
12
PC
4916
SC
10U
6D
3V
5M
X-3
GP
PC
4916
SC
10U
6D
3V
5M
X-3
GP
12
PG4905
GAP-CLOSE-PWR
PG4905
GAP-CLOSE-PWR
12
PC
4922
SC
10U
25V
6K
X-1
GP
PC
4922
SC
10U
25V
6K
X-1
GP
12
PC4906SC1KP50V2KX-1GP DYPC4906SC1KP50V2KX-1GP DY
12
PG4903
GAP-CLOSE-PWR
PG4903
GAP-CLOSE-PWR
1 2PR4903 2D2R2J-GPPR4903 2D2R2J-GP
1 2
PC4917SCD1U25V3KX-GP
PC4917SCD1U25V3KX-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+1.1V_ALW_ADJ+1.1V_VOUT_EN
1.1V_RUN_PWRGD
+3.3V_ALW
+5V_ALW
+1.1V_ALW_P +1.1V_ALW
3V_5V_POK(37,46)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1V_ALW
A3
50 95Thursday, March 04, 2010
<Core Design>
Berry AMD Discrete/UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1V_ALW
A3
50 95Thursday, March 04, 2010
<Core Design>
Berry AMD Discrete/UMA
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
A00
RT9025_+1.1V_ALW
A3
50 95Thursday, March 04, 2010
<Core Design>
Berry AMD Discrete/UMA
RT9025 for +1.1V_ALW
SSID = PWR.Plane.Regulator_+1.1V_ALW
Vout=0.8V*(R1+R2)/R2
1.2mA
Vo=0.8*(1+(R1/R2))
1117-2
0106-1
12
PR50011K
02R
2F
-1-G
P
PR50011K
02R
2F
-1-G
P
12
PC
5003
SC
22U
6D
3V
5M
X-2
GP
DY
PC
5003
SC
22U
6D
3V
5M
X-2
GP
DY
12
PR5003
2K7R2F-GP
PR5003
2K7R2F-GP
12
PC
5004
SC
4700P
50V
2K
X-1
GP
DY
PC
5004
SC
4700P
50V
2K
X-1
GP
DY
12
PC
5002
SC
22U
6D
3V
5M
X-2
GP
PC
5002
SC
22U
6D
3V
5M
X-2
GP
1 2PR5002
2K2R2J-2-GP
DYPR5002
2K2R2J-2-GP
DY
1 2
PG5001
GAP-CLOSE-PWR
PG5001
GAP-CLOSE-PWR1
2
PC
5006
SC
1U
10V
3K
X-3
GP
PC
5006
SC
1U
10V
3K
X-3
GP
12
PR5004
10KR2J-3-GP
PR5004
10KR2J-3-GP
1
TP5001TP5001
12
PC
5001
SC
D01U
16V
2K
X-3
GP
DY
PC
5001
SC
D01U
16V
2K
X-3
GP
DY
1 2
PG5002
GAP-CLOSE-PWR
PG5002
GAP-CLOSE-PWRPGOOD1EN2VIN3VDD4 NC#5 5
VOUT 6
ADJ 7
GND 8
GN
D9
PU5001RT9025-25PSP-GPPU5001RT9025-25PSP-GP
12
PC
5005
SC
10U
6D
3V
5M
X-3
GP
PC
5005
SC
10U
6D
3V
5M
X-3
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VDDR_EN +VDDR_ADJ
VDDR_SEL_CNTL
VDDR_SEL
MEM_1V5
VDDR_SEL_R
+VDDR_P +CPU_VDDR
+3.3V_RUN
+1.5V_SUS
+5V_ALW
IMVP_PWRGD(37,41,47,48)
RUNPWROK(49,52,89,90)
VDDR_SEL(20,24)
MEM_1V5(22)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT9025 +VDDRA3
51 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT9025 +VDDRA3
51 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT9025 +VDDRA3
51 95Thursday, March 04, 2010
<Core Design>
Vout=0.8V*(R1+R2)/R2
RT9025 for +VDDR
+1.5V_RUN +/- 5%
Design Current: 0.805A
Peak current 1.15AVo=0.8*(1+(R1/R2))
0.9VL
+CPU_VDDR
1.05VH
VDDR_SEL
SSID = PWR.Plane.Regulator_VDDR
R1
R2
5V, 1.2mA
11/6
1116-2
10/2
1119-1
1225-6
0105-6
12
PC
5105
SC
D01U
16V
2K
X-3
GP
DY
PC
5105
SC
D01U
16V
2K
X-3
GP
DY
12
PC
5106
SC
10U
6D
3V
5M
X-3
GP
PC
5106
SC
10U
6D
3V
5M
X-3
GP
12 PC
5102
SC
D047U
16V
2K
X-1
-GP
DY
PC
5102
SC
D047U
16V
2K
X-1
-GP
DY
12
PR5103
10KR2F-2-GP
PR5103
10KR2F-2-GP
12
PC
5107
SC
22U
6D
3V
5M
X-2
GP
PC
5107
SC
22U
6D
3V
5M
X-2
GP
1 2
PR5108
0R2J-2-GPDYPR5108
0R2J-2-GPDY
1 2
PG5102
GAP-CLOSE-PWR
PG5102
GAP-CLOSE-PWR
12
PR510510KR2F-2-GP
PR510510KR2F-2-GP
12
PR51068K2R2F-1-GPPR51068K2R2F-1-GP
12
PR
5104
100K
R2J-1
-GP
DY
PR
5104
100K
R2J-1
-GP
DY
12
PR51075K62R2F-GPPR51075K62R2F-GP
G
SD
PQ51012N7002A-7-GP
PQ51012N7002A-7-GP
PGOOD1EN2VIN3VDD4 NC#5 5
VOUT 6
ADJ 7
GND 8
GN
D9
PU5101RT9025-25PSP-GPPU5101RT9025-25PSP-GP
12
PR51021K05R2F-GPPR51021K05R2F-GP
1
2
3
PD5101
BAT54APT-GP
PD5101
BAT54APT-GP
1 2PR5101
2K2R2J-2-GPPR5101
2K2R2J-2-GP1
2
PC
5104
SC
4700P
50V
2K
X-1
GP
DY
PC
5104
SC
4700P
50V
2K
X-1
GP
DY
12
PC
5101
SC
1U
10V
3K
X-3
GP
PC
5101
SC
1U
10V
3K
X-3
GP
12
PC
5103
SC
22U
6D
3V
5M
X-2
GP
DY
PC
5103
SC
22U
6D
3V
5M
X-2
GP
DY
1 2
PG5101
GAP-CLOSE-PWR
PG5101
GAP-CLOSE-PWR
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1D8V_RUN_EN
5912_1.8
V_R
UN
_F
B
+1.8V_RUN_VIN+5V_ALW
+1.8V_RUN_P
+1.8V_RUN_P +1.8V_RUN
+3.3V_ALW +1.8V_RUN_VIN
PM_SLP_S3#(21,37,41,42,49,89)
RUNPWROK(49,51,89,90)
1.8V_VGA_RUN_EN(37,90)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
APL5930_+1.8V_RUNA3
52 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
APL5930_+1.8V_RUNA3
52 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
APL5930_+1.8V_RUNA3
52 95Thursday, March 04, 2010
<Core Design>
SSID = PWR.Plane.Regulator_1p8v
Vout=0.8V*(R1+R2)/R2
SO-8-P
APL5930 for +1.8V_RUN
SSID = PWR.Plane.Regulator_1p8v
Design Current =0.92A
R1
R2
5V, 1.5mA
12
PC
5205
SC
22U
6D
3V
5M
X-2
GP
PC
5205
SC
22U
6D
3V
5M
X-2
GP
1 2
PR5202
0R2J-2-GP
DYPR5202
0R2J-2-GP
DY
12
PC
5206
SC
22U
6D
3V
5M
X-2
GP
DY
PC
5206
SC
22U
6D
3V
5M
X-2
GP
DY
1 2
PR5201
2K2R2J-2-GP
PR5201
2K2R2J-2-GP
12
PG5202
GAP-CLOSE-PWR
PG5202
GAP-CLOSE-PWR
12
PC
5204
SC
68P
50V
2JN
-1G
P
PC
5204
SC
68P
50V
2JN
-1G
P
12
PR
5203
16K
5R
2F
-2-G
P
PR
5203
16K
5R
2F
-2-G
P
12
PC
5201
SC
1U
10V
3K
X-3
GP
PC
5201
SC
1U
10V
3K
X-3
GP
1 2
PG5204
GAP-CLOSE-PWR
PG5204
GAP-CLOSE-PWR
12 PC
5207
SC
4700P
50V
2K
X-1
GP
DY PC
5207
SC
4700P
50V
2K
X-1
GP
DY
12
PC
5203
SC
10U
6D
3V
5M
X-3
GP
DY
PC
5203
SC
10U
6D
3V
5M
X-3
GP
DY
12
PC
5202
SC
10U
6D
3V
5M
X-3
GP
PC
5202
SC
10U
6D
3V
5M
X-3
GP
12
PG5201
GAP-CLOSE-PWR
PG5201
GAP-CLOSE-PWR
1 2
PG5203
GAP-CLOSE-PWR
PG5203
GAP-CLOSE-PWR
12
PR520413K3R2F-L1-GPPR520413K3R2F-L1-GP
GN
D1
FB 2
VOUT#3 3
VOUT#4 4
VIN#5 5
VC
NT
L6
POK7
EN8
VIN#9 9
PU5201
APL5930KAI-TRG-GP
PU5201
APL5930KAI-TRG-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
2D5V_RUN_EN
+3.3V_RUN +2.5V_RUN
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +CPU_VDDR&+2.5V_RUN
A3
53 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +CPU_VDDR&+2.5V_RUN
A3
53 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
VREG : +CPU_VDDR&+2.5V_RUN
A3
53 95Thursday, March 04, 2010
<Core Design>
SSID = PWR.Plane.Regulator_2p5v
SSID = PWR.Plane.Regulator_0P9v
+2.5V_RUN +/- 5%
Design Current: 175mA
Peak current 250mA
RT9013-25PB for +2.5V_RUN
CHECK CURRENT IS ENOUGH OR NOT (CPU)
11/6
VIN1
GND2
EN3 NC#4 4
VOUT 5
PU5301
RT9013-25PB-GP
PU5301
RT9013-25PB-GP
1 2
PR53010R0402-PADPR53010R0402-PAD
12
PC
5301
SC
4D
7U
6D
3V
3K
X-G
P
PC
5301
SC
4D
7U
6D
3V
3K
X-G
P
12
PC
5302
SC
1U
10V
3K
X-3
GP
DYP
C5302
SC
1U
10V
3K
X-3
GP
DY
12
PC
5304
SC
10U
10V
5Z
Y-1
GP
PC
5304
SC
10U
10V
5Z
Y-1
GP
12
PC
5303
SC
4D
7U
6D
3V
3K
X-G
P
PC
5303
SC
4D
7U
6D
3V
3K
X-G
P
ENVDDENVDD_D
USB_CAMERA#USB_CAMERA
LVDSB_TXC#
LVDSA_TXC
LVDSB_TXC
LCD_TST
LCD_BRIGHTNESSLVDSA_TXC#
LVDS_DATALVDS_CLK
3.3V_LCD_RUN
3.3V_LCD_RUN
LCD_TST_C
BLON_OUT_CLCD_CBL_DET#_C
LCD_BRIGHTNESS
LCD_DET_G
LCD_CBL_DET#_C
LCD_DET_GLCD_TST_C
BLON_OUT_C
LCD_BRIGHTNESS
+3.3V_RUN+LCDVDD
GFX_PWR_SRC
+PWR_SRC
+3.3V_RUN
GFX_PWR_SRC +LCDVDD
+3.3V_CAMERA
+3.3V_CAMERA+3.3V_RUN
+3.3V_RUN
+3.3V_RUN
+3.3V_RUN_VGA
LCDVDD_EN(55)
LCD_TST_EN(37)
USB_PP11 (21)
USB_PN11 (21)
LBKLT_CTL (55)
LVDSA_TXC (55)
LVDSB_TXC# (55)LVDSB_TXC (55)
LVDSA_TX0# (55)LVDSA_TX0 (55)
LVDSA_TX1# (55)LVDSA_TX1 (55)
LVDSA_TX2# (55)LVDSA_TX2 (55)
LVDSA_TXC# (55)
LVDSB_TX0# (55)LVDSB_TX0 (55)
LVDSB_TX1# (55)LVDSB_TX1 (55)
LVDSB_TX2# (55)LVDSB_TX2 (55)
BLON_OUT (37)
LCD_CBL_DET# (37)LCD_TST (37)
LVDS_CLK (55)LVDS_DATA (55)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LCD/Inverter ConnectorA3
54 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LCD/Inverter ConnectorA3
54 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LCD/Inverter ConnectorA3
54 95Thursday, March 04, 2010
<Core Design>
LCD POWER
INVERTER POWER
SSID = VIDEO
SSID = VIDEO
SSID = Inverter
LVDS CONNECTOR
Camera Power
For EMI request
Close to LVDS connector
Main:69.50007.A41Second:69.50007.A31
Change Poly-fuse
9/22
10/1
10/1
1120-1
1231-1
1231-1
0105-7
0208-2
0222-1
EN1GND2OUT3 IN#4 4
IN#5 5
U5401
G5285T11U-GP
U5401
G5285T11U-GP
12
R540110KR2J-3-GP
DY R540110KR2J-3-GP
DY
12
C5407SCD1U50V3KX-GPC5407SCD1U50V3KX-GP
12
C5405
SC
1U
10V
3K
X-3
GP
C5405
SC
1U
10V
3K
X-3
GP
12
F5401
POLYSW-1D1A24V-1-GP
F5401
POLYSW-1D1A24V-1-GP
1 2R5404 0R2J-2-GP
DIS
R5404 0R2J-2-GP
DIS
1 2R5407 0R2J-2-GPUMAR5407 0R2J-2-GPUMA
12
C5401
SC
D1U
16V
2Z
Y-2
GP
C5401
SC
D1U
16V
2Z
Y-2
GP
12
C5409
SC
D1U
10V
2K
X-5
GP
DY
C5409
SC
D1U
10V
2K
X-5
GP
DY
123 4
RN5402SRN2K2J-1-GP
RN5402SRN2K2J-1-GP
12
R5408
100KR2J-1-GP
R5408
100KR2J-1-GP
12
C5406SC1KP50V2KX-1GP
C5406SC1KP50V2KX-1GP
12
EC5408
SC
5D
6P
50V
2C
N-1
GP DY
EC5408
SC
5D
6P
50V
2C
N-1
GP DY 1
2
EC
5401
SC
33P
50V
2JN
-3G
P
DY EC
5401
SC
33P
50V
2JN
-3G
P
DY
1 2
R5411
0R0603-PAD
R5411
0R0603-PAD
12
R5413
49K
9R
2F
-L-G
PR
5413
49K
9R
2F
-L-G
P
1 2R5402100R2J-2-GP
R5402100R2J-2-GP
12
EC5405
SCD1U10V2KX-5GP DYEC5405
SCD1U10V2KX-5GP DY
1 2
R5414
0R0603-PAD
R5414
0R0603-PAD
1234 5
678
RN5401
SRN100J-4-GP
RN5401
SRN100J-4-GP
1 2
R5409
0R0603-PAD
R5409
0R0603-PAD
1
2345678910111213141516171819202122232425262728293031323334353637383940
41
42
43
44
45
46
47
48
49
50
51
LCD1
IPEX-CONN40-2R-GP-U
20.F1093.040
LCD1
IPEX-CONN40-2R-GP-U
20.F1093.040
12
EC5407
SC
5D
6P
50V
2C
N-1
GP DY
EC5407
SC
5D
6P
50V
2C
N-1
GP DY
12
EC5406
SC
5D
6P
50V
2C
N-1
GP DY
EC5406
SC
5D
6P
50V
2C
N-1
GP DY
12
C5402
SC
1U
10V
3K
X-3
GP
C5402
SC
1U
10V
3K
X-3
GP
12
3D5401
BAT54C-U-GP
D5401
BAT54C-U-GP
12
R5405100KR2J-1-GP
DYR5405
100KR2J-1-GP
DY
12
C5403SC10U6D3V5MX-3GPC5403SC10U6D3V5MX-3GP
1 2
R5412
0R0402-PAD
R5412
0R0402-PAD
12
EC5409
SC
5D
6P
50V
2C
N-1
GP DY
EC5409
SC
5D
6P
50V
2C
N-1
GP DY 1
2 EC
5402
SC
33P
50V
2JN
-3G
PDY
EC
5402
SC
33P
50V
2JN
-3G
PDY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LCDVDD_EN (54)LBKLT_CTL (54)
LDDC_CLK(13)LDDC_DATA(13) LVDS_DATA (54)
LVDS_CLK (54)
GPU_LVDSB_TXC#(82)
VGA_TXBCLK-(13) LVDSB_TXC# (54)
GPU_LVDSB_TXC(82)
VGA_TXBCLK+(13) LVDSB_TXC (54)
VGA_TXBOUT1+(13)
GPU_LVDSB_TX1(82)
LVDSB_TX1 (54)
VGA_TXAOUT0-(13)
GPU_LVDSA_TX0#(82)
LVDSA_TX0# (54)
VGA_TXACLK-(13)
GPU_LVDSA_TXC#(82)
LVDSA_TXC# (54)
VGA_TXAOUT2-(13)
GPU_LVDSA_TX2#(82)
LVDSA_TX2# (54)
GPU_LVDSB_TX2(82)
VGA_TXBOUT2+(13) LVDSB_TX2 (54)
VGA_TXBOUT0+(13) LVDSB_TX0 (54)
GPU_LVDSB_TX0(82)
VGA_TXAOUT1-(13) LVDSA_TX1# (54)
GPU_LVDSA_TX1#(82)GPU_LVDSA_TX0(82)
LVDSA_TX0 (54)VGA_TXAOUT0+(13)
VGA_TXAOUT2+(13)
GPU_LVDSA_TX2(82)
LVDSA_TX2 (54)VGA_TXBOUT2-(13)
GPU_LVDSB_TX2#(82)
LVDSB_TX2# (54)
LVDSA_TX1 (54)
GPU_LVDSA_TX1(82)
VGA_TXAOUT1+(13)VGA_TXBOUT0-(13)
GPU_LVDSB_TX0#(82)
LVDSB_TX0# (54)
VGA_TXBOUT1-(13)
GPU_LVDSB_TX1#(82)
LVDSB_TX1# (54)
VGA_TXACLK+(13)
GPU_LVDSA_TXC(82)
LVDSA_TXC (54)
NB_LCDPWR_EN(13)NB_BL_PWM(13)NB_BL_EN(13) PANEL_BKEN (37)
VGA_LBKLT_CTL(82)VGA_LCDVDD_EN(82)
VGA_BLEN(82)
GPU_LVDS_CLK(82)GPU_LVDS_DATA(82)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LVDS_Switch
55 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LVDS_Switch
55 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
LVDS_Switch
55 95Thursday, March 04, 2010
<Core Design>
SSID = VIDEO9/18
10/110/1
12345
678
RN5509
SRN0J-7-GPUMA
RN5509
SRN0J-7-GPUMA
12345
678
RN5505
SRN0J-7-GPUMA
RN5505
SRN0J-7-GPUMA
1234 5
678
RN5503
SRN0J-7-GPDIS
RN5503
SRN0J-7-GPDIS
12345
678
RN5504
SRN0J-7-GPDIS
RN5504
SRN0J-7-GPDIS
12345
678
RN5502
SRN0J-7-GPUMA
RN5502
SRN0J-7-GPUMA
12 3
4
RN5511
SRN0J-6-GPDIS
RN5511
SRN0J-6-GPDIS
1234 5
678
RN5506
SRN0J-7-GPDIS
RN5506
SRN0J-7-GPDIS
1234 5
678
RN5508
SRN0J-7-GPDIS
RN5508
SRN0J-7-GPDIS
1234 5
678
RN5510
SRN0J-7-GPDIS
RN5510
SRN0J-7-GPDIS
12 3
4
RN5512
SRN0J-6-GPUMA
RN5512
SRN0J-6-GPUMA
12345
678
RN5501
SRN0J-7-GPUMA
RN5501
SRN0J-7-GPUMA
12345
678
RN5507
SRN0J-7-GPUMA
RN5507
SRN0J-7-GPUMA
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
56 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
56 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
56 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HPD_HDMI_CONHPD_HDMI_1
DDC_CLK_HDMI
DDC_DATA_HDMI
DDC_DATA_HDMIDDC_CLK_HDMI
HDMI_CN_DATA0
HDMI_CN_DATA2
HDMI_CN_CLK#
HPD_HDMI_CON
HDMI_CN_DATA1#
HDMI_CN_DATA2#
HDMI_CN_DATA0#HDMI_CN_CLK
HDMI_CN_DATA1
HDMI_CN_DATA1#HDMI_CN_DATA1
HDMI_CN_DATA2#HDMI_CN_DATA2
HDMI_CN_CLK#HDMI_CN_CLK
HDMI_CN_DATA0#HDMI_CN_DATA0
HDMI_PLL_GATE
HDMI_PLL_GND
PCIE_NTX_GRX_N14PCIE_NTX_GRX_P14
PCIE_NTX_GRX_N15
PCIE_NTX_GRX_P12
PCIE_NTX_GRX_P13
PCIE_NTX_GRX_P15
PCIE_NTX_GRX_N12
PCIE_NTX_GRX_N13
PCIE_NTX_GRX_N14PCIE_NTX_GRX_P14
PCIE_NTX_GRX_N15
PCIE_NTX_GRX_P12
PCIE_NTX_GRX_P13
PCIE_NTX_GRX_P15
PCIE_NTX_GRX_N12
PCIE_NTX_GRX_N13
NB_HDMI_TX0P
PCIE_N_H_TX_GRX_P15
PCIE_N_H_TX_GRX_N12
PCIE_N_H_TX_GRX_N13
PCIE_N_H_TX_GRX_P12
NB_HDMI_TXCP
NB_HDMI_TX2P
NB_HDMI_TXCN
PCIE_N_H_TX_GRX_N14PCIE_N_H_TX_GRX_P14
PCIE_N_H_TX_GRX_N15
NB_HDMI_TX0N
PCIE_N_H_TX_GRX_P13
NB_HDMI_TX1NNB_HDMI_TX1P
NB_HDMI_TX2N
NB_HDMI_TX0P
NB_HDMI_TXCPNB_HDMI_TXCN
NB_HDMI_TX2P
NB_HDMI_TX0N
NB_HDMI_TX1NNB_HDMI_TX1PNB_HDMI_TX2N
HDMI_CN_DATA0
HDMI_CN_DATA1#HDMI_CN_DATA1
HDMI_CN_CLK
HDMI_CN_DATA2#
HDMI_CN_CLK#
HDMI_CN_DATA2
HDMI_CN_DATA0#
HDMI_CN_DATA0
HDMI_CN_DATA1#HDMI_CN_DATA1
HDMI_CN_CLK
HDMI_CN_DATA2#
HDMI_CN_CLK#
HDMI_CN_DATA2
HDMI_CN_DATA0#
+3.3V_RUN
+5V_RUN
+5V_RUN
+5V_RUN
GPU_HDMI_CLK(82)GPU_HDMI_DATA(82)
PCIE_N_H_TX_GRX_N[12..15] (80)
PCIE_N_H_TX_GRX_P[12..15] (80)PCIE_NTX_GRX_P[12..15](12)
PCIE_NTX_GRX_N[12..15](12)
NB_DDC_DATA0(13)NB_DDC_CLK0(13)
HDMI_HPD_DET(13,82)
HDMI_PCH_DATA2#(82)HDMI_PCH_DATA2(82)
HDMI_PCH_CLK(82)
HDMI_PCH_DATA0(82)
HDMI_PCH_DATA1#(82)HDMI_PCH_DATA1(82)
HDMI_PCH_DATA0#(82)
HDMI_PCH_CLK#(82)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDMI Level Shifter/ConnectorA3
57 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDMI Level Shifter/ConnectorA3
57 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDMI Level Shifter/ConnectorA3
57 95Thursday, March 04, 2010
<Core Design>
HDMI CONNECTORSSID = VIDEO
HDMI DISCRETE/ UMA Co-lay
5V Tolerance
HDMI CONN
22.10296.211
9/15
10/1
9/22
9/23
10/5
10/1
11/12-3
1 2
R5710
150KR2J-L1-GP
R5710
150KR2J-L1-GP
12345
678
RN5707
SRN0J-7-GP
UMA
RN5707
SRN0J-7-GP
UMA
12345
678
RN5706
SRN0J-7-GP
DIS
RN5706
SRN0J-7-GP
DIS1 2C5704
SCD1U10V2KX-5GPDISC5704
SCD1U10V2KX-5GPDIS
1 AFTP5710AFTP5710
1 2C5706SCD1U10V2KX-5GP
DISC5706SCD1U10V2KX-5GP
DIS
1 2C5709SCD1U10V2KX-5GP
DISC5709SCD1U10V2KX-5GP
DIS
3
1
2
Q5702
PMBS3904-1-GP
Q5702
PMBS3904-1-GP
12
R5714100KR2J-1-GPR5714100KR2J-1-GP
12345
678
RN5710
SRN0J-7-GP
UMA
RN5710
SRN0J-7-GP
UMA
1
234567891011121314151617181921
22
23
20
HDMI1
SKT-HDMI19P-69-GP
HDMI1
SKT-HDMI19P-69-GP
1 2C5705SCD1U10V2KX-5GP
DISC5705SCD1U10V2KX-5GP
DIS
1 AFTP5708AFTP5708
1 AFTP5702AFTP5702
12
R5721
499R
2F
-2-G
PR
5721
499R
2F
-2-G
P
1 2C5707SCD1U10V2KX-5GP
DISC5707SCD1U10V2KX-5GP
DIS
G
SD
Q57032N7002A-7-GPQ57032N7002A-7-GP
1 AFTP5711AFTP5711
1 AFTP5704AFTP5704
12345
678
RN5708
SRN0J-7-GP
UMA
RN5708
SRN0J-7-GP
UMA
1 2C5702SCD1U10V2KX-5GP
DISC5702SCD1U10V2KX-5GP
DIS
1 AFTP5701AFTP5701
12
R5717
499R
2F
-2-G
PR
5717
499R
2F
-2-G
P
12 3
4
RN5714SRN0J-6-GP
UMA
RN5714SRN0J-6-GP
UMA
12345
678
RN5709
SRN0J-7-GP
UMA
RN5709
SRN0J-7-GP
UMA
1 2C5708SCD1U10V2KX-5GP
DISC5708SCD1U10V2KX-5GP
DIS
12
R5715
499R
2F
-2-G
PR
5715
499R
2F
-2-G
P
1 AFTP5705AFTP5705
1 AFTP5703AFTP5703
12
R5718
499R
2F
-2-G
PR
5718
499R
2F
-2-G
P
12
R5712
200KR2J-L1-GPDYR5712
200KR2J-L1-GPDY
12
R5724
0R0402-PAD
R5724
0R0402-PAD
1 2C5703SCD1U10V2KX-5GP
DISC5703SCD1U10V2KX-5GP
DIS
12
R5720
499R
2F
-2-G
PR
5720
499R
2F
-2-G
P
12
R5722
499R
2F
-2-G
PR
5722
499R
2F
-2-G
P
12
C5701
SC
D1U
10V
2K
X-5
GP
C5701
SC
D1U
10V
2K
X-5
GP
1 AFTP5706AFTP5706
1 AFTP5709AFTP5709
123 4
RN5701
SRN4K7J-8-GP
RN5701
SRN4K7J-8-GP
12
R5719
499R
2F
-2-G
PR
5719
499R
2F
-2-G
P
1 AFTP5713AFTP5713
12345
678
RN5712
SRN0J-7-GP
DIS
RN5712
SRN0J-7-GP
DIS
12 3
4
RN5713SRN0J-6-GP
DIS
RN5713SRN0J-6-GP
DIS
12
R571310KR2J-3-GPR571310KR2J-3-GP
12
R5716
499R
2F
-2-G
PR
5716
499R
2F
-2-G
P
1 AFTP5712AFTP5712
1 AFTP5707AFTP5707
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
EMC2102_FAN_DRIVE
EMC2102_FAN_TACH
EMC2102_FAN_TACH
EMC2102_FAN_DRIVE
EMC2102_FAN_TACH(39)
EMC2102_FAN_DRIVE(39)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ITP/Fan ConnectorA3
58 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ITP/Fan ConnectorA3
58 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ITP/Fan ConnectorA3
58 95Thursday, March 04, 2010
<Core Design>
3 1
Fan Connector
SSID = Thermal
SSID = User.Interface
*Layout* 15 mil
20.D0210.10320.F1293.0031
2
C5801SC10U10V5ZY-1GP
C5801SC10U10V5ZY-1GP
1AFTP5801AFTP5801
41
235
FAN1
FOX-CON3-6-GP-U
FAN1
FOX-CON3-6-GP-U
1AFTP5802AFTP5802
1AFTP5803AFTP5803
21
D5801
CH551H-30PT-GP
D5801
CH551H-30PT-GP
+5V_RUN
+5V_RUN
+3.3V_RUN
SATA_TXN1 (22)
SATA_RXN1 (22)
SATA_TXP1 (22)
SATA_RXP1 (22)
SATA_RXP0(22)SATA_RXN0(22)
SATA_TXN0(22)SATA_TXP0(22)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDD/ODDA3
59 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDD/ODDA3
59 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
HDD/ODDA3
59 95Thursday, March 04, 2010
<Core Design>
SATA HDD Connector
SSID = SATA
SATA_RX- and SATA_RX+ TraceLength match within 20 mil
ODD Connector
62.10065.581
9/24
62.10065.C71
9/24
1118-2
1231-2
12
C5904
SC
10U
6D
3V
5M
X-3
GP
C5904
SC
10U
6D
3V
5M
X-3
GP
GND S1
GND S4
GND S7
V33P1
V33P2
V33P3
GND P4
GND P5
GND P6
V5P7
V5P8
V5P9
GND P10
DAS/DSS P11
GND P12
V12_1P13
V12_2P14
V12_3P15
A+S2
A-S3
B+S6
B-S5
16 16
17 17
18 18
HDD1
SKT-SATA7P-15P-17-GP
HDD1
SKT-SATA7P-15P-17-GP
12
C5909SC10U10V5ZY-1GP
C5909SC10U10V5ZY-1GP
12
C5910SC10U10V5ZY-1GP
DY
C5910SC10U10V5ZY-1GP
DY
S1
S2S3S4S5S6S7
P1P2P3P4P5P6
8
9
NP1
NP2
ODD1
SKT-SATA7P+6P-42-GP
ODD1
SKT-SATA7P+6P-42-GP
12
C5901
SC
56P
50V
2JN
-2G
P
C5901
SC
56P
50V
2JN
-2G
P
12
C5905
SC
10U
10V
5Z
Y-1
GP
C5905
SC
10U
10V
5Z
Y-1
GP 1
2
C5906
SC
56P
50V
2JN
-2G
P
C5906
SC
56P
50V
2JN
-2G
P
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
AUD_SPK_L+AUD_SPK_R-
AUD_SPK_L-
AUD_SPK_R+
MIC_IN_R_C
MIC_IN_L_C
AUD_HP1_JACK_R1
AUD_HP1_JACK_L1
AUD_HP1_JD#
EXT_MIC_JD#
MIC_IN_R_C
AUD_EXT_MIC_L
AUD_EXT_MIC_R
MIC_IN_L_2
MIC_IN_R_2
MIC_IN_L_C
AUD_HP1_JACK_R1
AUD_HP1_JACK_L1
AUD_HP1_JD#
AUD_HP1_JACK_L2
AUD_HP1_JACK_R2
AUD_AGND
AUD_AGND
AUD_AGND
AUD_EXT_MIC_L(30)
AUD_EXT_MIC_R(30)
AUD_SPK_L-(30)
EXT_MIC_JD#(30)
AUD_SPK_L+(30)AUD_SPK_R-(30)AUD_SPK_R+(30)
INT_MIC_L_R(30)
AUD_VREFOUT_B(30)
AUD_HP1_JACK_L2(30)
AUD_HP1_JACK_R2(30)
AUD_HP1_JD#(30)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Audio JackA3
60 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Audio JackA3
60 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Audio JackA3
60 95Thursday, March 04, 2010
<Core Design>
Speaker
Connector
Internal
Microphone
SSID = AUDIO
MIC IN
600ohm 100MHz200mA 0.5ohm DC
LINE1
OUT
22.10133.K31
22.10133.K31
SEC. 20.F0693.004
23.42143.001
X01 0713
X01 0713
1117-1
1117-1
1117-1
0107-2
Main 20.F0693.004
0303-1
1 2R60040R2J-2-GP
R60040R2J-2-GP
1AFTP6006AFTP6006
12
EC6006SC1KP50V2KX-1GPEC6006SC1KP50V2KX-1GP
1
2
3
4
56
78
MICIN1
PHONE-JK383-GP
MICIN1
PHONE-JK383-GP
1AFTP6013AFTP6013
1 2R60050R2J-2-GP
R60050R2J-2-GP
1AFTP6001AFTP6001
12
EC6010
SC
100P
50V
2JN
-3G
P
EC6010
SC
100P
50V
2JN
-3G
P
1AFTP6005AFTP6005
1AFTP6011AFTP6011
1AFTP6003AFTP6003
5
1
234
6
SPK1FOX-CON4-24-GPSPK1FOX-CON4-24-GP
123 4
RN6001SRN4K7J-8-GP
RN6001SRN4K7J-8-GP
12
R6001
0R0603-PAD
R6001
0R0603-PAD
12 EC
6003
SC
100P
50V
2JN
-3G
PDY E
C6003
SC
100P
50V
2JN
-3G
PDY
1AFTP6012AFTP6012
12 EC
6001
SC
100P
50V
2JN
-3G
P
DY EC
6001
SC
100P
50V
2JN
-3G
P
DY
1 2R60080R2J-2-GP DYR60080R2J-2-GP DY
12 EC
6004
SC
100P
50V
2JN
-3G
P
DY EC
6004
SC
100P
50V
2JN
-3G
P
DY
12
EC6009SC1KP50V2KX-1GP
EC6009SC1KP50V2KX-1GP
12
EC6005SC1KP50V2KX-1GP
EC6005SC1KP50V2KX-1GP
1 2R60090R2J-2-GP
R60090R2J-2-GP
1AFTP6007AFTP6007
1AFTP6004AFTP6004
12
EC6011
SC
100P
50V
2JN
-3G
P
EC6011
SC
100P
50V
2JN
-3G
P
12
C6003SC1U10V3KX-3GPC6003SC1U10V3KX-3GP
12
EC
6007
SC
D01U
16V
2K
X-3
GP
EC
6007
SC
D01U
16V
2K
X-3
GP
1 AFTP6010AFTP6010
12
EC
6008
SC
D01U
16V
2K
X-3
GP
EC
6008
SC
D01U
16V
2K
X-3
GP
1AFTP6008AFTP6008
1AFTP6002AFTP6002
1 2
L6002BLM18BD601SN1D-GPL6002BLM18BD601SN1D-GP
12C6001 SC1U10V3KX-3GPC6001 SC1U10V3KX-3GP
1 2
L6001
BLM18BD601SN1D-GP
L6001
BLM18BD601SN1D-GP
12 EC
6002
SC
100P
50V
2JN
-3G
P
DY EC
6002
SC
100P
50V
2JN
-3G
P
DY
12C6002 SC1U10V3KX-3GPC6002 SC1U10V3KX-3GP 1 2
R6002
0R0603-PAD
R6002
0R0603-PAD
1 2R60060R2J-2-GP DYR60060R2J-2-GP DY
1
2
MIC1MICROPHONE-40-GP-U1
MIC1 is in DIP
MIC1MICROPHONE-40-GP-U1
MIC1 is in DIP
1 2R60030R2J-2-GP DYR60030R2J-2-GP DY
1
2
3
4
56
78
LINEOUT1
PHONE-JK383-GP
LINEOUT1
PHONE-JK383-GP
1AFTP6009AFTP6009
1 2R60100R2J-2-GP DYR60100R2J-2-GP DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
61 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
61 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
61 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
RTC_PWR_L
+RTC_VCC
EC_SPI_DO_R
EC_SPI_CS#EC_SPI_DI_REC_SPI_WP#
EC_SPI_HOLD#
EC_SPI_HOLD#
RTC_PWR
+RTC_CELL
+3.3V_RTC_LDO
+RTC_VCC
+KBC_PWR
+KBC_PWR
+KBC_PWR
EC_SPI_DO (37)
EC_SPI_DI(37)EC_SPI_WP#_R(37)
EC_SPI_CS#(37)
EC_SPI_CLK (37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Flash/RTCA3
62 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Flash/RTCA3
62 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Flash/RTCA3
62 95Thursday, March 04, 2010
<Core Design>
SSID = Flash.ROM
Width=20mils
RTC Connector
SSID = RBATT
SPI FLASH ROM (16M bits) for KBC
62.70001.011
PN:72.25Q16.001
1117-6
1118-2
1215-2
1225-5
1231-1
1231-2
0105-8
12
EC6203SC22P50V2JN-4GPEC6203SC22P50V2JN-4GP
12
C6202
SC
D1U
10V
2K
X-5
GP
C6202
SC
D1U
10V
2K
X-5
GP
1AFTP6203AFTP6203
1 2R6202 0R0402-PADR6202 0R0402-PAD
1AFTP6202AFTP6202
12
R6201
100KR2J-1-GP
DY
R6201
100KR2J-1-GP
DY
12
R6207
100KR2J-1-GP
R6207
100KR2J-1-GP
123 4
RN6201SRN100KJ-6-GPRN6201SRN100KJ-6-GP
12
EC6202SC4D7P50V2CN-1GP DY
EC6202SC4D7P50V2CN-1GP DY
12
C6201
SC
D1U
10V
2K
X-5
GP
DYC6201
SC
D1U
10V
2K
X-5
GP
DY
12
EC6201SC4D7P50V2CN-1GP DY
EC6201SC4D7P50V2CN-1GP DY
CS#1
DO/IO12
WP#/IO23
GND4
VCC 8
HOLD#/IO3 7
CLK 6
DI/IO0 5
U6201
W25Q16BVSSIG-GP
U6201
W25Q16BVSSIG-GP
PWR1
GND2
NP1NP1
NP2NP2
RTC1
BAT-CON2-1-GP-U
RTC1
BAT-CON2-1-GP-U
1 2R6204 33R2J-2-GPR6204 33R2J-2-GP
12
C6203
SC
D1U
10V
2K
X-5
GP
DY
C6203
SC
D1U
10V
2K
X-5
GP
DY
1 2R62061KR2J-1-GP
R62061KR2J-1-GP
1 2
R6205
0R0402-PAD
R6205
0R0402-PAD
12
C6204SC1U10V3KX-3GPC6204SC1U10V3KX-3GP
12
3
D6201
BAT54C-U-GP
D6201
BAT54C-U-GP
1 2R6203 0R0402-PADR6203 0R0402-PAD
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+5V_USB1+5V_ALW
+5V_USB2+5V_ALW
USB_OC#0_1 (21)
USB_PWR_EN#(37)
USB_OC#2_3 (21)
USB_PWR_EN#(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
USB Power SW
63 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
USB Power SW
63 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
USB Power SW
63 95Thursday, March 04, 2010
<Core Design>
IO Board USB Power
at least 80 milat least 80 mil
SSID = USB
CRT Board USB Power
at least 80 milat least 80 mil
Close to I/O connector
Close to CRT Board connector
Support 2A
Support 2A
9/30
9/30
1118-2
1231-2
1231-2
12
C6304
SC
1U
10V
3K
X-3
GP
DY
C6304
SC
1U
10V
3K
X-3
GP
DY
12
C6301
SC
D1U
10V
2K
X-5
GP
DYC6301
SC
D1U
10V
2K
X-5
GP
DY
12
C6302
SC
1U
10V
3K
X-3
GP
DY
C6302
SC
1U
10V
3K
X-3
GP
DY
GND1
VIN2
VIN3
EN#4
OC#5
VOUT#66
VOUT#77
VOUT#88
U6301
UP7534BRA8-15-GP
U6301
UP7534BRA8-15-GP
12
C6303
SC
D1U
10V
2K
X-5
GP
C6303
SC
D1U
10V
2K
X-5
GP
GND1
VIN2
VIN3
EN#4
OC#5
VOUT#66
VOUT#77
VOUT#88
U6302
UP7534BRA8-15-GP
U6302
UP7534BRA8-15-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
A4
64 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
A4
64 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Reserved
A4
64 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
65 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
65 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
65 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SATA_LED#_CSATA_LED
KBC_PWRBTN#_C
SATA_LED_R
POWER_SW_LED_BPWR_BTN_LED#_C
POWER_SW_LED_B
WHITE_LED_BAT#WHITE_LED_BAT
PWR_LED_BLED_PWRPWRLED#_C
BAT_WHITE
BAT_AMBERAMBER_LED_BAT
POWER_SW_LED_B
AMBER_LED_BAT#
POWER_SW_LED_R
PWRLED#_C
AMBER_LED_BAT#WHITE_LED_BAT#
SATA_LED#_C
SATA_LEDBAT_WHITEBAT_AMBER
PWR_LED_B
AMBER_LED#_KBC
WHITE_LED#_KBC
POWER_SW_LED_C
POWER_SW_LED_C
POWER_SW_LED_C
+5V_RUN
+5V_ALW
+5V_ALW
+5V_ALW
+5V_ALW
KBC_PWRBTN#(37)
PWR_BTN_LED#(37)
WHITE_LED#_KBC(37)
SATA_LED#(22)
AMBER_LED#_KBC(37)
PWRLED#(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
LED Bard/Power ButtonA3
66 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
LED Bard/Power ButtonA3
66 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
LED Bard/Power ButtonA3
66 95Thursday, March 04, 2010
<Core Design>
SSID = User.Interface
Power button LED(White)
SATA HDD LED(White)
Battery LED2(Amber)
Battery LED1(White)
Power LED(White)
9/16
10/1
9/25
9/25
9/25
9/25
9/25
20.K0320.006
10/81116-7
1215-3
1216-1
0111-2
0111-2
0111-2
0111-2
0208-1
0208-10208-1
12
EC6603SC220P50V2KX-3GPDY EC6603SC220P50V2KX-3GPDY
1 2R6605 0R0402-PADR6605 0R0402-PAD
12 3
4RN6601
SRN15KJ-3-GP
RN6601
SRN15KJ-3-GP1 2
R6609 1KR2J-1-GPDYR6609 1KR2J-1-GPDY
1 2R6606 1KR2J-1-GPR6606 1KR2J-1-GP
12 3
4RN6602
SRN15KJ-3-GP
RN6602
SRN15KJ-3-GP
1 2R6603 470R2J-2-GPR6603 470R2J-2-GP
12
EC6604SC220P50V2KX-3GPDY EC6604SC220P50V2KX-3GPDY
12
EC
6605
SC
180P
50V
2JN
-1G
P
DY
EC
6605
SC
180P
50V
2JN
-1G
P
DY
1 2R6601 1KR2J-1-GPR6601 1KR2J-1-GP
1 2R6610 1KR2J-1-GPDYR6610 1KR2J-1-GPDY
EB
C
R1
R2
Q6605
PDTA143ET-GP
84.00143.M11
R1
R2
Q6605
PDTA143ET-GP
84.00143.M11
1
234
5
6
PWRBTN1
ACES-CON4-10-GP-U
20.K0320.004
PWRBTN1
ACES-CON4-10-GP-U
20.K0320.004
12R66021KR2J-1-GP R66021KR2J-1-GP
EB
C
R1
R2
Q6601
PDTA143ET-GP
84.00143.M11
R1
R2
Q6601
PDTA143ET-GP
84.00143.M11
12R66041KR2J-1-GP R66041KR2J-1-GP
1
23456
7
8
LEDBD1
ACES-CON6-13-GP
LEDBD1
ACES-CON6-13-GP
EB
C
R1
R2
Q6603
PDTA143ET-GP
84.00143.M11
R1
R2
Q6603
PDTA143ET-GP
84.00143.M11
1 2C6602 SCD1U10V2KX-5GPC6602 SCD1U10V2KX-5GP
1 2C6601 SCD1U10V2KX-5GPC6601 SCD1U10V2KX-5GP
EB
C
R1
R2
Q6604
PDTA143ET-GP
84.00143.M11
R1
R2
Q6604
PDTA143ET-GP
84.00143.M11
EB
C
R1
R2
Q6602
PDTA143ET-GP
84.00143.M11
R1
R2
Q6602
PDTA143ET-GP
84.00143.M11
1 2R6607 15KR2J-1-GPR6607 15KR2J-1-GP
12
EC6602SC220P50V2KX-3GPDY EC6602SC220P50V2KX-3GPDY
1 2R6608 1KR2J-1-GPDYR6608 1KR2J-1-GPDY
12
EC6601
SC220P50V2KX-3GPDYEC6601
SC220P50V2KX-3GPDY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
67 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
67 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
67 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
TPDATA
+5V_RUNTPCLK
KCOL10KCOL11KCOL9KCOL14KCOL13KCOL15KCOL16KCOL12KCOL0KCOL2KCOL1KCOL3KCOL8KCOL6KCOL7KCOL4KCOL5KROW0KROW3KROW1KROW5KROW2KROW4KROW6KROW7
KB_BL_CTRL#
+5V_KB_BL
KB_BL_CTRL#KB_LED_BL_DET
KB_LED_PWR
+5V_RUN
+5V_RUN
+5V_KB_BL+5V_RUN
KROW[0..7] (37)
KCOL[0..16] (37)TPCLK(37)
TPDATA(37)
KB_DET# (37)
KB_LED_BL_DET(37)
KB_BL_CTRL(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Key Board/Touch PadA3
68 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Key Board/Touch PadA3
68 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Key Board/Touch PadA3
68 95Thursday, March 04, 2010
<Core Design>
SSID = Touch.PadSSID = KBC
Internal KeyBoard Connector TouchPad Connector
20.K0461.030
20.K0320.004
20.K0524.030
20.K0326.004
10/210/7
0111-1
KB Backlight Connector0208-2
0225-2
1AFTP6828AFTP6828
1 2F6801
FUSE-D5A6V-2-GP
DYF6801
FUSE-D5A6V-2-GP
DY
1AFTP6805AFTP6805
1AFTP6804AFTP6804
1AFTP6817AFTP6817
1AFTP6816AFTP6816
12
C6805SCD1U10V2KX-5GPDYC6805SCD1U10V2KX-5GPDY
1AFTP6827AFTP6827
123 4
56D
D
G
D
D
S
Q6801
SI3456DDV-T1-GE3-GP
DY
D
D
G
D
D
S
Q6801
SI3456DDV-T1-GE3-GP
DY
1AFTP6826AFTP6826
1AFTP6813AFTP6813
1 2
L6801
BLM18PG181SN1D-GP
DY
L6801
BLM18PG181SN1D-GP
DY
1AFTP6812AFTP6812
12
EC
6802
SC
10P
50V
2JN
-4G
P
DY
EC
6802
SC
10P
50V
2JN
-4G
P
DY
1AFTP6822AFTP6822
12
C6803SC33P50V2JN-3GPC6803SC33P50V2JN-3GP
1AFTP6811AFTP6811
1AFTP6808AFTP6808
1AFTP6834AFTP6834
12
R6801
100KR2J-1-GPDY R6801
100KR2J-1-GPDY
1AFTP6807AFTP6807
1AFTP6821AFTP6821
1AFTP6819AFTP6819
1
23456789101112131415161718192021222324252627282930
31
32
KB1
ACES-CON30-8-GP
KB1
ACES-CON30-8-GP
12
C6804
SC
10U
10V
5K
X-2
GP
DYC6804
SC
10U
10V
5K
X-2
GP
DY
12
C6801
SCD1U10V2KX-5GP
C6801
SCD1U10V2KX-5GP
12
C6802SC33P50V2JN-3GP
C6802SC33P50V2JN-3GP
1AFTP6835AFTP6835
1AFTP6829AFTP6829
1AFTP6803AFTP6803
123 4
RN6801SRN10KJ-5-GP
RN6801SRN10KJ-5-GP
12
EC
6801
SC
10P
50V
2JN
-4G
P
DY
EC
6801
SC
10P
50V
2JN
-4G
P
DY
1AFTP6802AFTP6802
1AFTP6815AFTP6815
1
234
5
6
KBLIT1
ACES-CON4-10-GP-U
20.K0320.004
DY
KBLIT1
ACES-CON4-10-GP-U
20.K0320.004
DY1
AFTP6833AFTP6833
1AFTP6831AFTP6831
1AFTP6820AFTP6820
1
234
5
6
TPAD1
ACES-CON4-10-GP-U
TPAD1
ACES-CON4-10-GP-U
1AFTP6814AFTP6814
1AFTP6832AFTP6832
1AFTP6825AFTP6825
1AFTP6806AFTP6806
1AFTP6824AFTP6824
1AFTP6810AFTP6810
1AFTP6818AFTP6818
1AFTP6809AFTP6809
1AFTP6830AFTP6830
1AFTP6823AFTP6823
1AFTP6801AFTP6801
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LID_CLOSE#_1
LID_CLOSE#_1+3.3V_ALW
LID_CLOSE#
+3.3V_ALW
+3.3V_ALW
LID_CLOSE#(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Hall Effect SensorA4
69 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Hall Effect SensorA4
69 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Hall Effect SensorA4
69 95Thursday, March 04, 2010
<Core Design>
SSID = Hall.Sensor
9/17
74.06781.07B
9/29
9/29 11/9
1231-1
0208-3
1 2R6902 0R0402-PADR6902 0R0402-PAD
VDD1
GND2
OUTPUT3
HALLSW1
SOT23-2D8-213H56-COLAY-GP
HALLSW1
SOT23-2D8-213H56-COLAY-GP
1AFTP6903AFTP6903
12
R6901
100KR2J-1-GPDY R6901
100KR2J-1-GPDY
1AFTP6901AFTP6901
12
C6902SCD047U16V2KX-1-GP
DYC6902SCD047U16V2KX-1-GP
DY
1AFTP6902AFTP6902
12
C6903
SC
D1U
10V
2K
X-5
GP
C6903
SC
D1U
10V
2K
X-5
GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LPC_LAD2LPC_LAD1LPC_LAD0
LPC_LAD3
+3.3V_RUN
PLTRST#_LAN_WLAN(20,76,78)
PCLK_FWH(20,24)
LPC_LFRAME#(20,37)
LPC_LAD0(20,37)LPC_LAD1(20,37)LPC_LAD2(20,37)LPC_LAD3(20,37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Dubug connectorA4
70 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Dubug connectorA4
70 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Dubug connectorA4
70 95Thursday, March 04, 2010
<Core Design>
20.D0183.110
SSID = Debug
123456789
101112
DB1
MLX-CON10-7-GP
DY
DB1
MLX-CON10-7-GP
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA4
71 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA4
71 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA4
71 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA3
72 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA3
72 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RESERVEDA3
72 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
BT_ACT+3.3V_RUN
WLAN_ACTBLUETOOTH_EN
USB_PP9USB_PN9
BLUETOOTH_GPIO5
BDC_ON
BT_LED
USB_PP9
BLUETOOTH_DET#
WLAN_ACT
BLUETOOTH_EN
BT_ACT
USB_PN9
BLUETOOTH_GPIO3
USB_PN9BT_ACT
WLAN_ACT
USB_PP9
BLUETOOTH_EN
+3.3V_RUN
USB_PP9(21)USB_PN9(21)
BLUETOOTH_EN(37)WLAN_ACT(76)
BT_ACT(76)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
BluetoothA3
73 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
BluetoothA3
73 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
BluetoothA3
73 95Thursday, March 04, 2010
<Core Design>
SSID = User.Interface
Bluetooth Module conn.
1118-21
2
EC
7302
SC
56P
50V
2JN
-2G
P
EC
7302
SC
56P
50V
2JN
-2G
P
1AFTP7315AFTP7315
1AFTP7316AFTP7316
1AFTP7317AFTP7317
12
R7303
100K
R2J-1
-GP
DY R7303
100K
R2J-1
-GP
DY
1AFTP7318AFTP7318
1AFTP7319AFTP7319
1AFTP7320AFTP7320
12
R7304
10K
R2J-3
-GP
R7304
10K
R2J-3
-GP
1 AFTP7313AFTP7313
15NP12
468101214NP216
1
3579
1113
BT1
HRS-CONN14D-GP-U
BT1
HRS-CONN14D-GP-U
1AFTP7302AFTP7302
1AFTP7304AFTP7304
1AFTP7301AFTP7301
1AFTP7305AFTP7305
1AFTP7314AFTP7314
12
C7301SC2D2U6D3V3KX-GPC7301SC2D2U6D3V3KX-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
74 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
74 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA3
74 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
75 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
75 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
ReservedA4
75 95Thursday, March 04, 2010
<Core Design>
(Blanking)
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
USB_PN5USB_PP5
+5V_ALW
+DC_IN_SS
+5V_USB1
+3.3V_RUN
+1.5V_RUN+3.3V_ALW
SATA_TXN2 (22)
SATA_TXP2 (22)
SATA_RXN2 (22)SATA_RXP2 (22)
PCIE_TXP0 (12)PCIE_TXN0 (12)
PCIE_RXN0 (12)PCIE_RXP0 (12)
BT_ACT (73)
WLAN_ACT (73)PSID_EC (37)
PCIE_RXN1(12)PCIE_RXP1(12)
PCIE_TXP2(12)PCIE_TXN2(12)
WIFI_RF_EN(37)
PSID_DISABLE#(37)WWAN_RADIO_DIS#(37)
WWAN_CLK_REQ#(7)
PCIE_RXN2(12)PCIE_RXP2(12)
USB_PP5(21)USB_PN5(21)
E51_TXD(37)E51_RXD(37)
PCIE_TXP1(12)PCIE_TXN1(12)
WLAN_CLK_REQ# (7)PCIE_WAKE# (21)
SB_SMBCLK(18,19)SB_SMBDATA(18,19)
CLK_PCIE_WWAN# (7)CLK_PCIE_WWAN (7)
CLK_PCIE_LAN# (7)CLK_PCIE_LAN (7)
CLK_PCIE_WLAN# (7)CLK_PCIE_WLAN (7)
PLTRST#_LAN_WLAN (20,70,78)PM_LAN_ENABLE (37)
USB_PP4(21)USB_PN4(21)
USB_PN0(21)
USB_PP0(21)
USB_PN1(21)USB_PP1(21)
8103_GPO(37)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
IO Board ConnectorA4
76 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
IO Board ConnectorA4
76 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
IO Board ConnectorA4
76 95Thursday, March 04, 2010
<Core Design>
SSID = Int.Conn
LAN PCIE
WWAN PCIE WWAN CLK
WLAN CLK
LAN CLK
WLAN PCIE
WLAN PCIE
WWAN PCIE
LAN PCIE
SATA(ESATA)
SATA(ESATA)WWAN USB
SMBUS
10/9
ESATA USB
20.F1009.080
at least 80 mil
WLAN USB
USB PORT
1216-2
0107-6
0208-2
1 2C7602 SC10P50V2JN-4GP
DYC7602 SC10P50V2JN-4GP
DY1 2
C7601 SC10P50V2JN-4GPDYC7601 SC10P50V2JN-4GPDY
818283
848586
NP1
NP2
2 1
35791113151719212325272931333537394143454749515355575961636567697173757779
468
101214161820222426283032343638404244464850525456586062646668707274767880
IOBD1
ACES-CONN80D-GP
IOBD1
ACES-CONN80D-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
CRT_HSYNC_CON
CRT_GCRT_R
CRT_B
CRT_VSYNC_CON
CRT_HSYNC_OUT
CRT_VSYNC_OUT
NB_HSYNC_OUT
NB_VSYNC_OUT
CRT_DDCDATA_CON_C
CRT_DDCCLK_CON_C
CRT_DDCDATA_CON
CRT_DDCCLK_CON
CRT_GREEN
CRT_GREEN
CRT_BLUE
CRT_REDCRT_R
CRT_G CRT_GREEN
CRT_B
CRT_DDCCLK_CONCRT_DDCDATA_CON
CRT_VSYNC_CONCRT_HSYNC_CON
CRT_BLUE
CRT_RED
CRT_REDCRT_GREENCRT_BLUE
+5V_RUN_CRT
+5V_USB2
+5V_RUN
+3.3V_RUN
+5V_RUN_CRT
+5V_RUN_CRT +5V_RUN
VGA_CRT_RED(82)VGA_CRT_GREEN(82)VGA_CRT_BLUE(82)
M_RED(13)M_GREEN(13)M_BLUE(13) VGA_CRT_HSYNC(80,82)
VGA_CRT_VSYNC(80,82)
VGA_HSYNC(13)VGA_VSYNC(13)
VGA_CRT_DDCDATA(82)VGA_CRT_DDCCLK(82)
DDC_DATA_CON(13)DDC_CLK_CON(13)
USB_PP3 (21)USB_PN3 (21)
USB_PN2 (21)USB_PP2 (21)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CRT Board ConnectorA3
77 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CRT Board ConnectorA3
77 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CRT Board ConnectorA3
77 95Thursday, March 04, 2010
<Core Design>
Close to CRT Board CONN
Filter design on CRT Board
CRT RGB
Close to CRT Board CONN
CRT Hsync & Vsync level shift
3.3V Tolerance
3.3V Tolerance
5V Tolerance
CRT DDCDATA & DDCCLK
Pull High 5V Design on CRT Board
5V Tolerance
SSID = Int.Conn
9/15
at least 80 mil
CRT SMBUS
CRT RGB
CRT H/VSYNC
CRT Board Connector
USB PORT
USB PORT
SEC. 20.F1035.020
9/18
9/18
0108-2
9/29
9/29
10/1
11/12-5
1116-8
1117-3
Pin define modified
1120-2
0108-2
0208-4
12 3
4
RN7709SRN0J-6-GP
UMA
RN7709SRN0J-6-GP
UMA
123
4
RN7705
SRN33J-5-GP-U
DIS
RN7705
SRN33J-5-GP-U
DIS
2 3
14
1
7
U7701A
TSAHCT125PW-GP
U7701A
TSAHCT125PW-GP
12
C7706
SC
8P
250V
2C
C-G
P
DYC
7706
SC
8P
250V
2C
C-G
P
DY
5 6
14
4
7
U7701B
TSAHCT125PW-GP
U7701B
TSAHCT125PW-GP
12
L7703
BLM18BB220SN-GP
L7703
BLM18BB220SN-GP
1234 5
678
RN7701
SRN0J-7-GP
DIS
RN7701
SRN0J-7-GP
DIS
12
C7707
SC
8P
250V
2C
C-G
P
DY
C7707
SC
8P
250V
2C
C-G
P
DY
1AFTP7701AFTP77011AFTP7702AFTP7702
123 4
RN7712
SRN2K2J-1-GP
RN7712
SRN2K2J-1-GP
1
2
34
5
6
U7702
DMN66D0LDW-7-GP
U7702
DMN66D0LDW-7-GP
2 1
D7701
CH551H-30PT-GP
D7701
CH551H-30PT-GP
12
C7705
SC
8P
250V
2C
C-G
P
DY
C7705
SC
8P
250V
2C
C-G
P
DY
1
234567891011121314151617181920
21
22
CRTBD1
ACES-CON20-1-GP-U
20.F0772.020
CRTBD1
ACES-CON20-1-GP-U
20.F0772.020
9 8
14
10
7
U7701C
TSAHCT125PW-GP
U7701C
TSAHCT125PW-GP
123
4
RN7711
SRN0J-6-GP
UMA
RN7711
SRN0J-6-GP
UMA
1AFTP7703AFTP7703
12345 6 7 8
RN7713
SRN150F-1-GP
RN7713
SRN150F-1-GP
12
C7704
SC
15P
50V
2JN
-2-G
P
C7704
SC
15P
50V
2JN
-2-G
P
12
C7703
SC
15P
50V
2JN
-2-G
P
C7703
SC
15P
50V
2JN
-2-G
P
12
L7701
BLM18BB220SN-GP
L7701
BLM18BB220SN-GP
12
L7702
BLM18BB220SN-GP
L7702
BLM18BB220SN-GP
12 3
4
RN7710SRN0J-6-GP
DIS
RN7710SRN0J-6-GP
DIS
12
C7702
SC
15P
50V
2JN
-2-G
P
C7702
SC
15P
50V
2JN
-2-G
P
12
C7701SCD1U10V2KX-5GPC7701SCD1U10V2KX-5GP
12 11
14
13
7
U7701D
TSAHCT125PW-GP
U7701D
TSAHCT125PW-GP
1234 5
678
RN7702
SRN0J-7-GP
UMA
RN7702
SRN0J-7-GP
UMA
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+3.3V_RUN
USB_PN10(21)USB_PP10(21)
PLTRST#_LAN_WLAN(20,70,76)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CARD Reader CONNA4
78 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CARD Reader CONNA4
78 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
CARD Reader CONNA4
78 95Thursday, March 04, 2010
<Core Design>
SSID = SDIO
Card Reader connector
20.F1035.006
10/7
1116-9 1
23456
7
8
CARDBD1
MLX-CON6-21-GP
CARDBD1
MLX-CON6-21-GP
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+PWR_SRC +VGA_CORE +3.3V_RUN +5V_ALW
+PWR_SRC +3.3V_RUN+3.3V_RUN +5V_RUN +5V_RUN +VCC_CORE +5V_RUN +PWR_SRC +5V_RUN +1.5V_RUN
+3.3V_RUN
+1.5V_RUN+3.3V_ALW +5V_RUN
+1.1V_RUN+15V_ALW +1.8V_RUN
+PWR_SRC
+1.5V_SUS
+PWR_SRC +1.5V_SUS
+PWR_SRC +DC_IN_SS +SDC_IN
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
UNUSED PARTS/EMI CapacitorsA3
79 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
UNUSED PARTS/EMI CapacitorsA3
79 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
UNUSED PARTS/EMI CapacitorsA3
79 95Thursday, March 04, 2010
<Core Design>
CPU Thermal module hole GPU Thermal module hole
EMI Reserve
stand off
EMI Reserve
10/5
10/6
1117-4
1118-2 RF Team Solution
1118-2
0106-3 RF Team Solution 0108-1 EMC reserved
0210-2
0224-1
0225-5
12
EC
7929
SC
56P
50V
2JN
-2G
P
DY
EC
7929
SC
56P
50V
2JN
-2G
P
DY
1
HBT1
STF237R117H123-GP
HBT1
STF237R117H123-GP
12
C7909
SC
56P
50V
2JN
-2G
P
C7909
SC
56P
50V
2JN
-2G
P
1
HTML3
HOLE197R166-GP
DY
HTML3
HOLE197R166-GP
DY
1
H11HOLE256R111-GPH11HOLE256R111-GP
1HTML1
HOLE197R166-GP
DY
HTML1
HOLE197R166-GP
DY
12
EC
7930
SC
56P
50V
2JN
-2G
P
DY
EC
7930
SC
56P
50V
2JN
-2G
P
DY
12
C7919
SC
56P
50V
2JN
-2G
P
C7919
SC
56P
50V
2JN
-2G
P
12
EC7910
SC
D1U
25V
2K
X-G
P
DY
EC7910
SC
D1U
25V
2K
X-G
P
DY
1
H9
HTE95BE95R29-R-5-GP
H9
HTE95BE95R29-R-5-GP
12
C7905
SC
56P
50V
2JN
-2G
P
C7905
SC
56P
50V
2JN
-2G
P
1
HTML2
HOLE197R166-GP
DY
HTML2
HOLE197R166-GP
DY
12
EC7901
SC
D1U
25V
2K
X-G
P
EC7901
SC
D1U
25V
2K
X-G
P
12
C7910
SC
56P
50V
2JN
-2G
P
C7910
SC
56P
50V
2JN
-2G
P
12
C7922
SC
56P
50V
2JN
-2G
P
DYC7922
SC
56P
50V
2JN
-2G
P
DY
12
EC7906
SC
D1U
25V
2K
X-G
PDYEC7906
SC
D1U
25V
2K
X-G
PDY
12 EC7919SC10P50V2JN-4GPDY EC7919SC10P50V2JN-4GPDY
12
EC7926
SC
56P
50V
2JN
-2G
P
DYEC7926
SC
56P
50V
2JN
-2G
P
DY
12
EC7905
SC
D1U
25V
2K
X-G
P
EC7905
SC
D1U
25V
2K
X-G
P
12
C7902
SC
56P
50V
2JN
-2G
P
C7902
SC
56P
50V
2JN
-2G
P
12
EC7916
SC
10P
50V
2JN
-4G
P
DYEC7916
SC
10P
50V
2JN
-4G
P
DY
12
EC7907S
CD
1U
10V
2K
X-5
GP
EC7907S
CD
1U
10V
2K
X-5
GP
12 EC7921SC10P50V2JN-4GPDY EC7921SC10P50V2JN-4GPDY
1
H6
HTE95BE95R29-R-5-GP
H6
HTE95BE95R29-R-5-GP
12
C7920
SC
56P
50V
2JN
-2G
P
C7920
SC
56P
50V
2JN
-2G
P
12 EC7913SC10P50V2JN-4GPDY EC7913SC10P50V2JN-4GPDY
12
EC7902
SC
D1U
25V
2K
X-G
P
EC7902
SC
D1U
25V
2K
X-G
P
12
EC7911
SC
D1U
25V
2K
X-G
P
DY
EC7911
SC
D1U
25V
2K
X-G
P
DY
12 EC7915SC10P50V2JN-4GPDY EC7915SC10P50V2JN-4GPDY
12 EC7914SC10P50V2JN-4GPDY EC7914SC10P50V2JN-4GPDY 12 EC7918
SC10P50V2JN-4GPDY EC7918SC10P50V2JN-4GPDY
12
EC7923
SC
10P
50V
2JN
-4G
P
DYEC7923
SC
10P
50V
2JN
-4G
P
DY
12
C7906
SC
56P
50V
2JN
-2G
P
DYC7906
SC
56P
50V
2JN
-2G
P
DY
12
EC
7931
SC
56P
50V
2JN
-2G
P
DY
EC
7931
SC
56P
50V
2JN
-2G
P
DY
12
EC7912
SC
D1U
25V
2K
X-G
P
DY
EC7912
SC
D1U
25V
2K
X-G
P
DY
12
C7907
SC
D1U
25V
2K
X-G
P
DYC7907
SC
D1U
25V
2K
X-G
P
DY
1
H7
HTE95BE95R29-R-5-GP
H7
HTE95BE95R29-R-5-GP
1
H2
HTE95BE95R29-R-5-GP
H2
HTE95BE95R29-R-5-GP
1
H3
HTE95BE95R29-R-5-GP
H3
HTE95BE95R29-R-5-GP
12 EC7922SC10P50V2JN-4GPDY EC7922SC10P50V2JN-4GPDY
1
H5HOLE256R111-GPH5HOLE256R111-GP
12
EC7924
SC
10P
50V
2JN
-4G
P
DYEC7924
SC
10P
50V
2JN
-4G
P
DY
12
EC7903
SC
D1U
25V
2K
X-G
PDYEC7903
SC
D1U
25V
2K
X-G
PDY
12
C7921
SC
56P
50V
2JN
-2G
P
DYC7921
SC
56P
50V
2JN
-2G
P
DY
12
C7904
SC
56P
50V
2JN
-2G
P
DYC7904
SC
56P
50V
2JN
-2G
P
DY
12
EC
7932
SC
56P
50V
2JN
-2G
P
DY
EC
7932
SC
56P
50V
2JN
-2G
P
DY
12
EC7927
SC
56P
50V
2JN
-2G
P
DYEC7927
SC
56P
50V
2JN
-2G
P
DY
1
H4
HTE95BE95R29-R-5-GP
H4
HTE95BE95R29-R-5-GP
1
H1
HTE95BE95R29-R-5-GP
H1
HTE95BE95R29-R-5-GP
12
C7908
SC
56P
50V
2JN
-2G
P
C7908
SC
56P
50V
2JN
-2G
P
12
C7915
SC
D1U
25V
2K
X-G
P
DYC7915
SC
D1U
25V
2K
X-G
P
DY
12
EC7925
SC
56P
50V
2JN
-2G
P
DYEC7925
SC
56P
50V
2JN
-2G
P
DY
1
H8
HTE95BE95R29-R-5-GP
H8
HTE95BE95R29-R-5-GP
12
C7911
SC
D1U
25V
2K
X-G
P
DYC7911
SC
D1U
25V
2K
X-G
P
DY
1
HGPU1
STF237R117H83-1-GP
HGPU1
STF237R117H83-1-GP
1
SPR1
SPRING-58-GP
DY
SPR1
SPRING-58-GP
DY
12
C7917
SC
56P
50V
2JN
-2G
P
C7917
SC
56P
50V
2JN
-2G
P
1
H10HOLE335R115-GP
DY
H10HOLE335R115-GP
DY
12
EC7920
SC
10P
50V
2JN
-4G
P
DYEC7920
SC
10P
50V
2JN
-4G
P
DY
12
EC7904
SC
D1U
25V
2K
X-G
P
EC7904
SC
D1U
25V
2K
X-G
P
12
EC7917
SC
10P
50V
2JN
-4G
P
DYEC7917
SC
10P
50V
2JN
-4G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCIE_CALRP
PWRGOOD PCIE_CALRN
PCIE_NTX_GRX_P4
PCIE_NTX_GRX_P5PCIE_NTX_GRX_N5
PCIE_NTX_GRX_N4
PCIE_NTX_GRX_P6
PCIE_NTX_GRX_P7PCIE_NTX_GRX_N7
PCIE_NTX_GRX_N6
PEG_C_RXP5PEG_C_RXN5
PEG_C_RXP7PEG_C_RXN7
PEG_C_RXP6PEG_C_RXN6
PEG_C_RXP4PEG_C_RXN4
PEG_C_RXP13
PEG_C_RXN15
PEG_C_RXP9PEG_C_RXN9
PEG_C_RXP11PEG_C_RXN11
PEG_C_RXP10PEG_C_RXN10
PEG_C_RXP8PEG_C_RXN8
PEG_C_RXN13
PEG_C_RXP15
PEG_C_RXP14PEG_C_RXN14
PEG_C_RXP12PEG_C_RXN12
PEG_C_RXP1PEG_C_RXN1
PEG_C_RXP3PEG_C_RXN3
PEG_C_RXP2PEG_C_RXN2
PEG_C_RXP0
PCIE_N_H_TX_GRX_P12
PCIE_N_H_TX_GRX_P13PCIE_N_H_TX_GRX_N13
PCIE_N_H_TX_GRX_N12
PCIE_N_H_TX_GRX_P14
PCIE_N_H_TX_GRX_P15PCIE_N_H_TX_GRX_N15
PCIE_N_H_TX_GRX_N14
PCIE_NTX_GRX_P8
PEG_C_RXN0
PCIE_NTX_GRX_P9PCIE_NTX_GRX_N9
PCIE_NTX_GRX_N8
PCIE_NTX_GRX_P10
PCIE_NTX_GRX_P11PCIE_NTX_GRX_N11
PCIE_NTX_GRX_N10
PCIE_NTX_GRX_P0
PCIE_NRX_GTX_P4
PCIE_NRX_GTX_P5
PCIE_NTX_GRX_P1PCIE_NTX_GRX_N1
PCIE_NRX_GTX_N5
PCIE_NRX_GTX_N4
PCIE_NRX_GTX_P6
PCIE_NRX_GTX_P7PCIE_NRX_GTX_N7
PCIE_NRX_GTX_N6
PCIE_NRX_GTX_P12
PCIE_NRX_GTX_P13PCIE_NRX_GTX_N13
PCIE_NRX_GTX_N12
PCIE_NRX_GTX_P14
PCIE_NRX_GTX_P15PCIE_NRX_GTX_N15
PCIE_NRX_GTX_N14
PCIE_NRX_GTX_P8
PCIE_NRX_GTX_P9PCIE_NRX_GTX_N9
PCIE_NRX_GTX_N8
PCIE_NRX_GTX_P10
PCIE_NTX_GRX_N0
PCIE_NRX_GTX_P11PCIE_NRX_GTX_N11
PCIE_NRX_GTX_N10
PCIE_NRX_GTX_P0
PCIE_NTX_GRX_P2
PCIE_NTX_GRX_P3
PCIE_NRX_GTX_P1PCIE_NRX_GTX_N1
PCIE_NRX_GTX_N0
PCIE_NRX_GTX_P2
PCIE_NTX_GRX_N3
PCIE_NTX_GRX_N2
PCIE_NRX_GTX_P3PCIE_NRX_GTX_N3
PCIE_NRX_GTX_N2
VGA_RST#
+1.0V_RUN_VGA
+3.3V_RUN_VGA
GPIO5_AC_BATT(82)
VGA_CRT_VSYNC(77,82)VGA_CRT_HSYNC(77,82)
HSYNC_DAC2(82)
VSYNC_DAC2(82)
BIOS_ROM_EN(82)
TX_PWRS_ENB(82)
TX_DEEMPH_EN(82)
BIF_GEN2_EN_A(82)
GPIO8_ROMSO(82)
VGA_DIS(82)
CONFIG0(82)
CONFIG1(82)
CONFIG2(82)
GPIO21_BB_EN(82)
CLK_PCIE_VGA(7)CLK_PCIE_VGA#(7)
PLTRST#_NB_GPU(13,20,37)
PCIE_NTX_GRX_N[0..11](12)
PCIE_NTX_GRX_P[0..11](12)
PCIE_N_H_TX_GRX_N[12..15](57)
PCIE_NRX_GTX_N[0..15] (12)
PCIE_N_H_TX_GRX_P[12..15](57)
PCIE_NRX_GTX_P[0..15] (12)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_PCIE/STRAPPING(1/5)
A3
80 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_PCIE/STRAPPING(1/5)
A3
80 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_PCIE/STRAPPING(1/5)
A3
80 95Thursday, March 04, 2010
<Core Design>
0
0
?
1
1
1
1
RESERVED
0
RESERVED
HSYNC XAUD[1]
X
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET
0:Disable external BIOS ROM device1:Enable external BIOS ROM device
GPIO0Transmitter Power Savings Enable0: 50% Tx output swing 1: Full Tx output swingTX_PWRS_ENB
GPIO1TX_DEEMPH_ENPCIE TRANSMITTER DE-EMPHASIS ENABLED0:Tx de-emphasis disabled 1:Tx de-emphasis enabled
X XX
X
0GPIO90:VGA Controller capacity enabled1:The device won't be recognized as the system's VGA controllerVGA_DIS
VIP_DEVICE_STRAP_EN V2SYNCVIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.
RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
GPIO_22_ROMCSB
STRAPS DESCRIPTION OF DEFAULT SETTINGSPIN
GPIO[13:11]ROMIDCFG[2:0]BIOS_ROM_EN=1, Config[2:0] defines the ROM typeBIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size
CONFIGURATION STRAPS
BIOS_ROM_EN
X
VSYNC XAUD[0]
H2SYNC 0
0:Advertises the PCIe device as 2.5GT/s capable at power on.1:Advertises the PCIe device as 5.0GT/s capable at power on.
RSVD
RESERVED
GENERICC 0RSVD
GPIO8 RESERVED
PIN STRAPS
0
GPIO21 RESERVED
GPIO2BIF_GEN2_EN_A 0
RECOMMENDPLATFORM
SETTING
GPIO5GPIO5_AC_BATToptional input allow the system to request a fastpower reduction by setting GPIO5 to low. 0
0
0
0
0
0
0
0 0 1
(256MB)
X
RESERVED
AUD[1:0]:11-Audio for both DisplayPort and HDMI
10/7
10/8
x01 change tolerant 20091117
1204-3
0105-3Remove
0105-3
1 2C8010 SCD1U10V2KX-5GPDISC8010 SCD1U10V2KX-5GPDIS
1 2C8027 SCD1U10V2KX-5GPDISC8027 SCD1U10V2KX-5GPDIS
1 2R8014 10KR2J-3-GPDYR8014 10KR2J-3-GPDY
1 2C8020 SCD1U10V2KX-5GPDISC8020 SCD1U10V2KX-5GPDIS
1 2R8001 3KR2J-2-GPDYR8001 3KR2J-2-GPDY
1 2C8011 SCD1U10V2KX-5GPDISC8011 SCD1U10V2KX-5GPDIS
12
C8033
SCD1U10V2KX-5GPDYC8033
SCD1U10V2KX-5GPDY
1 2C8028 SCD1U10V2KX-5GPDISC8028 SCD1U10V2KX-5GPDIS
1 2C8021 SCD1U10V2KX-5GPDISC8021 SCD1U10V2KX-5GPDIS
1 2R8018 10KR2F-2-GP
DIS_Park/Mad
R8018 10KR2F-2-GP
DIS_Park/Mad
1 2C8012 SCD1U10V2KX-5GPDISC8012 SCD1U10V2KX-5GPDIS
1 2R8006 10KR2J-3-GPDISR8006 10KR2J-3-GPDIS
1 2C8005 SCD1U10V2KX-5GPDISC8005 SCD1U10V2KX-5GPDIS
1 2R8021 0R0402-PADR8021 0R0402-PAD
1 2C8022 SCD1U10V2KX-5GPDISC8022 SCD1U10V2KX-5GPDIS
1 2C8013 SCD1U10V2KX-5GPDISC8013 SCD1U10V2KX-5GPDIS
1 2C8006 SCD1U10V2KX-5GPDISC8006 SCD1U10V2KX-5GPDIS
1 2C8023 SCD1U10V2KX-5GPDISC8023 SCD1U10V2KX-5GPDIS
1 2
R8017
1K27R2F-L-GP
DISR8017
1K27R2F-L-GP
DIS
1 2C8014 SCD1U10V2KX-5GPDISC8014 SCD1U10V2KX-5GPDIS
1 2R8012 10KR2J-3-GPDYR8012 10KR2J-3-GPDY
1 2C8029 SCD1U10V2KX-5GPDISC8029 SCD1U10V2KX-5GPDIS
1 2R8002 3KR2J-2-GPDYR8002 3KR2J-2-GPDY
1 2R8019 2KR2F-3-GPDISR8019 2KR2F-3-GPDIS
1 2C8030 SCD1U10V2KX-5GPDISC8030 SCD1U10V2KX-5GPDIS
1 2C8024 SCD1U10V2KX-5GPDISC8024 SCD1U10V2KX-5GPDIS
1 2R8004 10KR2J-3-GPDYR8004 10KR2J-3-GPDY
1 2C8001 SCD1U10V2KX-5GPDISC8001 SCD1U10V2KX-5GPDIS
1 2C8031 SCD1U10V2KX-5GPDISC8031 SCD1U10V2KX-5GPDIS
1 2C8025 SCD1U10V2KX-5GPDISC8025 SCD1U10V2KX-5GPDIS
1 2C8015 SCD1U10V2KX-5GPDISC8015 SCD1U10V2KX-5GPDIS
1 2R8016 10KR2J-3-GPDYR8016 10KR2J-3-GPDY
NC#AJ21AJ21
NC#AK21AK21
PWRGOODAH16 PCIE_CALRN Y29
PCIE_CALRP Y30
PCIE_REFCLKNAA36PCIE_REFCLKPAB35
PCIE_RX0NY37PCIE_RX0PAA38
PCIE_RX10NK37PCIE_RX10PL38
PCIE_RX11NJ36PCIE_RX11PK35
PCIE_RX12NH37PCIE_RX12PJ38
PCIE_RX13NG36PCIE_RX13PH35
PCIE_RX14NF37PCIE_RX14PG38
PCIE_RX15NE37PCIE_RX15PF35
PCIE_RX1NW36PCIE_RX1PY35
PCIE_RX2NV37PCIE_RX2PW38
PCIE_RX3NU36PCIE_RX3PV35
PCIE_RX4NT37PCIE_RX4PU38
PCIE_RX5NR36PCIE_RX5PT35
PCIE_RX6NP37PCIE_RX6PR38
PCIE_RX7NN36PCIE_RX7PP35
PCIE_RX8NM37PCIE_RX8PN38
PCIE_RX9NL36PCIE_RX9PM35
PERST#AA30
PCIE_TX0N Y32PCIE_TX0P Y33
PCIE_TX10N L32PCIE_TX10P L33
PCIE_TX11N L29PCIE_TX11P L30
PCIE_TX12N K32PCIE_TX12P K33
PCIE_TX13N J32PCIE_TX13P J33
PCIE_TX14N K29PCIE_TX14P K30
PCIE_TX15N H32PCIE_TX15P H33
PCIE_TX1N W32PCIE_TX1P W33
PCIE_TX2N U32PCIE_TX2P U33
PCIE_TX3N U29PCIE_TX3P U30
PCIE_TX4N T32PCIE_TX4P T33
PCIE_TX5N T29PCIE_TX5P T30
PCIE_TX6N P32PCIE_TX6P P33
PCIE_TX7N P29PCIE_TX7P P30
PCIE_TX8N N32PCIE_TX8P N33
PCIE_TX9N N29PCIE_TX9P N30
PCI EXPRESS INTERFACE
CLOCK
CALIBRATION
1 OF 8
MADISON-PRO-2-GP
VGA1A
DIS_GPU
PCI EXPRESS INTERFACE
CLOCK
CALIBRATION
1 OF 8
MADISON-PRO-2-GP
VGA1A
DIS_GPU
1 2R8007 10KR2J-3-GPDYR8007 10KR2J-3-GPDY
12 3
4RN8001SRN10KJ-5-GPDIS
RN8001SRN10KJ-5-GPDIS
1 2C8032 SCD1U10V2KX-5GPDISC8032 SCD1U10V2KX-5GPDIS
1 2C8026 SCD1U10V2KX-5GPDISC8026 SCD1U10V2KX-5GPDIS
1 2C8016 SCD1U10V2KX-5GPDISC8016 SCD1U10V2KX-5GPDIS
1 2R8008 10KR2J-3-GPDYR8008 10KR2J-3-GPDY
1 2C8007 SCD1U10V2KX-5GPDISC8007 SCD1U10V2KX-5GPDIS
1 2C8002 SCD1U10V2KX-5GPDISC8002 SCD1U10V2KX-5GPDIS
1 2R8005 10KR2J-3-GPDYR8005 10KR2J-3-GPDY
1 2C8017 SCD1U10V2KX-5GPDISC8017 SCD1U10V2KX-5GPDIS
1 2C8008 SCD1U10V2KX-5GPDISC8008 SCD1U10V2KX-5GPDIS
1 2C8003 SCD1U10V2KX-5GPDISC8003 SCD1U10V2KX-5GPDIS
1 2R8003 10KR2J-3-GPDYR8003 10KR2J-3-GPDY
1 2C8018 SCD1U10V2KX-5GPDISC8018 SCD1U10V2KX-5GPDIS
1 2C8009 SCD1U10V2KX-5GPDISC8009 SCD1U10V2KX-5GPDIS
1 2R8013 10KR2J-3-GPDYR8013 10KR2J-3-GPDY
1 2C8004 SCD1U10V2KX-5GPDISC8004 SCD1U10V2KX-5GPDIS
1 2R8015 10KR2J-3-GPDYR8015 10KR2J-3-GPDY
1 2C8019 SCD1U10V2KX-5GPDISC8019 SCD1U10V2KX-5GPDIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
MDB50
MDB59
MDB16
MDB47
MDB22
MDB24
MDB40
MDB18
MDB11
MDB7
MDB30
MDB46
MDB55
MDB58
MDB1
MDB53
MDB26
MDB14
MDB49
MDB52
MDB45
MDB21
MDB43
MDB23
MDB3
MDB5
MDB15
MDB25
MDB60MDB61
MDB41
MDB4
MDB56MDB57
MDB13
MDB2
MDB6
MDB44
MDB33
MDB54
MDB32
MDB20
MDB27
MDB36
MDB10
MDB51
MDB19
MDB38
MDB9
MDB48
MDB12
MDB34
MDB28
MDB62
MDB8
MDB37
MDB63
MDB31
MDB35
MDB29
MDB0
MDB42
MDB17
MDB39
MEM_CALRN1
CLKTESTB
MEM_CALRN2
MDA12
MDA45
MDA28
MDA11
MDA52
MDA30
MDA34
MDA38
MDA40
MDA35
MDA31
MDA51
MDA47
MDA57
MDA54
MDA0
MDA59
MDA25
MDA1
MDA55
MDA44
MDA15
MDA49
MDA36MDA37
MDA21
MDA18
MDA4
MDA23
MDA48
MDA20
MDA46
MDA9
MDA27
MDA13
MDA61
MDA53
MDA8
MDA62
MDA29
MDA22
MDA5
MDA41
MDA39
MVREFDB
MDA24
MDA19
MDA14
MDA50
MDA42
MDA17
MDA60
MDA56
MDA33
MDA26
MDA2
MDA43
MDA58
MDA6
MDA3
MDA7
MDA10
MDA16
MDA32
MDA63
CLKTESTA
TEST_EN
MVREFSBMVREFDBMVREFSAMVREFDA
MEM_CALRP1
MVREFSB
MEM_CALRN1
MEM_CALRN2
MEM_CALRP1
MEM_CALRP0
MEM_CALRN0
MEM_CALRP2
MVREFDA
MEM_CALRP0
MEM_CALRN0
MVREFSA
MEM_CALRP2DRAM_RST
+1.5V_RUN
+1.5V_RUN+1.5V_RUN+1.5V_RUN+1.5V_RUN
+1.5V_RUN
+3.3V_RUN_VGA
ODTB1 (88)ODTB0 (87)
ODTA1 (86)ODTA0 (85)
MDA[32..63](86)
MDA[0..31](85) MDB[0..31](87)
MDB[32..63](88)
A_BA2 (85,86)A_BA0 (85,86)A_BA1 (85,86)
B_BA2 (87,88)B_BA0 (87,88)B_BA1 (87,88)
DQMA0 (85)DQMA1 (85)DQMA2 (85)DQMA3 (85)DQMA4 (86)DQMA5 (86)DQMA6 (86)DQMA7 (86)
DQMB0 (87)DQMB1 (87)DQMB2 (87)DQMB3 (87)DQMB4 (88)DQMB5 (88)DQMB6 (88)DQMB7 (88)
QSAP_0 (85)
QSAN_0 (85)
QSAP_1 (85)
QSAN_1 (85)
QSAP_2 (85)
QSAN_2 (85)QSAN_3 (85)
QSAP_3 (85)
QSAN_4 (86)
QSAP_4 (86)QSAP_5 (86)
QSAN_5 (86)
QSAP_6 (86)
QSAN_6 (86)QSAN_7 (86)
QSAP_7 (86)
QSBP_0 (87)
QSBN_0 (87)
QSBP_1 (87)
QSBN_1 (87)
QSBP_2 (87)
QSBN_2 (87)
QSBP_3 (87)
QSBN_3 (87)
QSBP_4 (88)
QSBN_4 (88)
QSBP_5 (88)
QSBN_5 (88)
QSBP_6 (88)
QSBN_6 (88)
QSBP_7 (88)
QSBN_7 (88)
CLKA0# (85)CLKA0 (85)
CLKA1 (86)CLKA1# (86)
RASA0# (85)RASA1# (86)
CASA1# (86)CASA0# (85)
CSA0#_0 (85)
CSA1#_0 (86)
CKEA0 (85)CKEA1 (86)
WEA1# (86)WEA0# (85)
CKEB0 (87)CKEB1 (88)
CASB1# (88)CASB0# (87)
CLKB0# (87)CLKB0 (87)
WEB1# (88)WEB0# (87)
CSB0#_0 (87)
CLKB1 (88)CLKB1# (88)
CSB1#_0 (88)
RASB0# (87)RASB1# (88)
MAA0 (85,86)MAA1 (85,86)MAA2 (85,86)MAA3 (85,86)MAA4 (85,86)MAA5 (85,86)MAA6 (85,86)MAA7 (85,86)MAA8 (85,86)MAA9 (85,86)MAA10 (85,86)MAA11 (85,86)MAA12 (85,86)
MAA13 (85,86)
MAB0 (87,88)MAB1 (87,88)MAB2 (87,88)MAB3 (87,88)MAB4 (87,88)MAB5 (87,88)MAB6 (87,88)MAB7 (87,88)MAB8 (87,88)MAB9 (87,88)MAB10 (87,88)MAB11 (87,88)MAB12 (87,88)
MAB13 (87,88)
MEM_RST (85,86,87,88)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_Memory(2/5)
A2
81 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_Memory(2/5)
A2
81 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_Memory(2/5)
A2
81 95Thursday, March 04, 2010
<Core Design>
****
**
**
**This basic topology should be used for DRAM_RST forDDR3/GDDR3/GDDR5.These Capacitors and Resistor values
are an example only. The Series R and || Cap values
will depend on the DRAM load and will have to be
calculated for different Memory ,DRAM Load and board
to pass Reset Signal Spec.
DDR3/GDDR3 Memory Stuff Option(Mad/Park)
GDDR3
1.8V/1.5V
Rb
Ra
Ra RaRa Ra
Rb Rb RbRb
40.2R
MVDDQ
GDDR5
100R
1.5V
DDR3
40.2R
100R
1.5V
100R
40.2R
PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC
Reserved for JTAG
R_MEM_1
R_MEM_2
R_MEM_3
C_MEM
10/8 10/8
1218-2
x01 Change tolerant 20091117
10K
51R
DNI
68pF
For Mannhatton
R_MEM_1
R_MEM_2
R_MEM_3
C_MEM
Designator
X02-20091218
1204-1
1215-4
DDR3/GDDR3 Memory Stuff Option(M96/M92)
GDDR3
1.8V
Rb
Ra 40.2R
MVDDQ
100R
1.5V
DDR3
100R
100R
For M96-M2
10K
0R/Short
DNI
2.2nF
12
R8121
10KR2J-3-GP
DIS_Mad
R8121
10KR2J-3-GP
DIS_Mad
1 2R8112243R2F-2-GP
DIS_MadR8112243R2F-2-GP
DIS_Mad
12
R8119100R2F-L1-GP-U
DISR8119100R2F-L1-GP-U
DIS
12
R8114100R2F-L1-GP-U
DIS_MEMVREF_M96/Mad
R8114100R2F-L1-GP-U
DIS_MEMVREF_M96/Mad
DQA0_0/DQA_0C37
DQA0_1/DQA_1C35
DQA0_10/DQA_10C30
DQA0_11/DQA_11A30
DQA0_12/DQA_12F28
DQA0_13/DQA_13C28
DQA0_14/DQA_14A28
DQA0_15/DQA_15E28
DQA0_16/DQA_16D27
DQA0_17/DQA_17F26
DQA0_18/DQA_18C26
DQA0_19/DQA_19A26
DQA0_2/DQA_2A35
DQA0_20/DQA_20F24
DQA0_21/DQA_21C24
DQA0_22/DQA_22A24
DQA0_23/DQA_23E24
DQA0_24/DQA_24C22
DQA0_25/DQA_25A22
DQA0_26/DQA_26F22
DQA0_27/DQA_27D21
DQA0_28/DQA_28A20
DQA0_29/DQA_29F20
DQA0_3/DQA_3E34
DQA0_30/DQA_30D19
DQA0_31/DQA_31E18
DQA1_0/DQA_32C18
DQA1_1/DQA_33A18
DQA1_2/DQA_34F18
DQA1_3/DQA_35D17
DQA1_4/DQA_36A16
DQA1_5/DQA_37F16
DQA1_6/DQA_38D15
DQA1_7/DQA_39E14
DQA0_4/DQA_4G32
DQA1_8/DQA_40F14
DQA1_9/DQA_41D13
DQA1_10/DQA_42F12
DQA1_11/DQA_43A12
DQA1_12/DQA_44D11
DQA1_13/DQA_45F10
DQA1_14/DQA_46A10
DQA1_15/DQA_47C10
DQA1_16/DQA_48G13
DQA1_17/DQA_49H13
DQA0_5/DQA_5D33
DQA1_18/DQA_50J13
DQA1_19/DQA_51H11
DQA1_20/DQA_52G10
DQA1_21/DQA_53G8
DQA1_22/DQA_54K9
DQA1_23/DQA_55K10
DQA1_24/DQA_56G9
DQA1_25/DQA_57A8
DQA1_26/DQA_58C8
DQA1_27/DQA_59E8
DQA0_6/DQA_6F32
DQA1_28/DQA_60A6
DQA1_29/DQA_61C6
DQA1_30/DQA_62E6
DQA1_31/DQA_63A5
DQA0_7/DQA_7E32
DQA0_8/DQA_8D31
DQA0_9/DQA_9F30
MEM_CALRP1M12
MVREFDAL18
MVREFSAL20
MEM_CALRN0L27
MEM_CALRN1N12
MEM_CALRN2AG12
MEM_CALRP0M27
MEM_CALRP2AH12
CASA0#K20
CASA1#K17
CKEA0K21
CKEA1J20
CLKA0H27
CLKA0#G27
CLKA1J14
CLKA1#H14
CSA0#_0K24
CSA0#_1K27
CSA1#_0M13
CSA1#_1K16
WCKA0_0/DQMA_0A32
WCKA0#_0/DQMA_1C32
WCKA0_1/DQMA_2D23
WCKA0#_1/DQMA_3E22
WCKA1_0/DQMA_4C14
WCKA1#_0/DQMA_5A14
WCKA1_1/DQMA_6E10
WCKA1#_1/DQMA_7D9
MAA0_0/MAA_0G24
MAA0_1/MAA_1J23
MAA1_2/MAA_10L13
MAA1_3/MAA_11G16
MAA1_4/MAA_12J16
MAA1_5/MAA_13_BA2H16
MAA1_6/MAA_14_BA0J17
MAA1_7/MAA_A15_BA1H17
MAA0_2/MAA_2H24
MAA0_3/MAA_3J24
MAA0_4/MAA_4H26
MAA0_5/MAA_5J26
MAA0_6/MAA_6H21
MAA0_7/MAA_7G21
MAA1_0/MAA_8H19
MAA1_1/MAA_9H20
ADBIA0/ODTA0J21
ADBIA1/ODTA1G19
RASA0#K23
RASA1#K19
EDCA0_0/QSA_0/RDQSA_0C34
EDCA0_1/QSA_1/RDQSA_1D29
EDCA0_2/QSA_2/RDQSA_2D25
EDCA0_3/QSA_3/RDQSA_3E20
EDCA1_0/QSA_4/RDQSA_4E16
EDCA1_1/QSA_5/RDQSA_5E12
EDCA1_2/QSA_6/RDQSA_6J10
EDCA1_3/QSA_7/RDQSA_7D7
MAA0_8H23
MAA1_8J19
DDBIA0_0/QSA_0#/WDQSA_0A34
DDBIA0_1/QSA_1#/WDQSA_1E30
DDBIA0_2/QSA_2#/WDQSA_2E26
DDBIA0_3/QSA_3#/WDQSA_3C20
DDBIA1_0/QSA_4#/WDQSA_4C16
DDBIA1_1/QSA_5#/WDQSA_5C12
DDBIA1_2/QSA_6#/WDQSA_6J11
DDBIA1_3/QSA_7#/WDQSA_7F8
WEA0#K26
WEA1#L15
MEMORY INTERFACE A
DDR2
GDDR3/GDDR5
DDR3
GDDR5/DDR2/GDDR3
DDR2
GDDR5/GDDR3
DDR3
GDDR5
3 OF 8
MADISON-PRO-2-GP
VGA1C
DIS_GPU
MEMORY INTERFACE A
DDR2
GDDR3/GDDR5
DDR3
GDDR5/DDR2/GDDR3
DDR2
GDDR5/GDDR3
DDR3
GDDR5
3 OF 8
MADISON-PRO-2-GP
VGA1C
DIS_GPU1 2R8106243R2F-2-GP
DIS_Park/Mad
R8106243R2F-2-GP
DIS_Park/Mad
12
R810510KR2J-3-GP
DIS_VRAMRST
R810510KR2J-3-GP
DIS_VRAMRST12
3 4
RN8101
SRN4K7J-8-GP
DIS_M96
RN8101
SRN4K7J-8-GP
DIS_M96
12
R8118100R2F-L1-GP-U
DIS_M96/MadR8118100R2F-L1-GP-U
DIS_M96/Mad
12
C8103SC2200P50V2KX-2GP
DIS_VRAMRST
C8103SC2200P50V2KX-2GP
DIS_VRAMRST
12
R8113100R2F-L1-GP-U
DIS_MEMVREF_M96/Mad
R8113100R2F-L1-GP-U
DIS_MEMVREF_M96/Mad
12
R8115100R2F-L1-GP-U
DIS_MEMVREF
R8115100R2F-L1-GP-U
DIS_MEMVREF
12
R8117100R2F-L1-GP-U
DIS_M96/MadR8117100R2F-L1-GP-U
DIS_M96/Mad
12
R81022K2R2J-2-GP
DY R81022K2R2J-2-GP
DY1
2
R81221KR2J-1-GP
DIS_M96
R81221KR2J-1-GP
DIS_M96
12
C8106
SCD1U10V2KX-5GP
DISC8106
SCD1U10V2KX-5GP
DIS
1 2R8103 0R2J-2-GP
DIS_VRAMRSTR8103 0R2J-2-GP
DIS_VRAMRST
12
C8107
SCD1U10V2KX-5GP
DISC8107
SCD1U10V2KX-5GP
DIS
1 2R8111243R2F-2-GP
DIS_MadR8111243R2F-2-GP
DIS_Mad
1 2R8107243R2F-2-GP
DIS_Mad
R8107243R2F-2-GP
DIS_Mad
1 2R8110243R2F-2-GP
DISR8110243R2F-2-GP
DIS
12
R8116100R2F-L1-GP-U
DIS_MEMVREF
R8116100R2F-L1-GP-U
DIS_MEMVREF
12
C8105
SCD1U10V2KX-5GP
DIS_M96/MadC8105
SCD1U10V2KX-5GP
DIS_M96/Mad
1 2R8104243R2F-2-GP
DIS_Mad
R8104243R2F-2-GP
DIS_Mad
12
C8104
SCD1U10V2KX-5GP
DIS_M96/MadC8104
SCD1U10V2KX-5GP
DIS_M96/Mad
12
R8120100R2F-L1-GP-U
DISR8120100R2F-L1-GP-U
DIS
DQB0_0/DQB_0C5
DQB0_1/DQB_1C3
DQB0_10/DQB_10J4
DQB0_11/DQB_11K6
DQB0_12/DQB_12K5
DQB0_13/DQB_13L4
DQB0_14/DQB_14M6
DQB0_15/DQB_15M1
DQB0_16/DQB_16M3
DQB0_17/DQB_17M5
DQB0_18/DQB_18N4
DQB0_19/DQB_19P6
DQB0_2/DQB_2E3
DQB0_20/DQB_20P5
DQB0_21/DQB_21R4
DQB0_22/DQB_22T6
DQB0_23/DQB_23T1
DQB0_24/DQB_24U4
DQB0_25/DQB_25V6
DQB0_26/DQB_26V1
DQB0_27/DQB_27V3
DQB0_28/DQB_28Y6
DQB0_29/DQB_29Y1
DQB0_3/DQB_3E1
DQB0_30/DQB_30Y3
DQB0_31/DQB_31Y5
DQB1_0/DQB_32AA4
DQB1_1/DQB_33AB6
DQB1_2/DQB_34AB1
DQB1_3/DQB_35AB3
DQB1_4/DQB_36AD6
DQB1_5/DQB_37AD1
DQB1_6/DQB_38AD3
DQB1_7/DQB_39AD5
DQB0_4/DQB_4F1
DQB1_8/DQB_40AF1
DQB1_9/DQB_41AF3
DQB1_10/DQB_42AF6
DQB1_11/DQB_43AG4
DQB1_12/DQB_44AH5
DQB1_13/DQB_45AH6
DQB1_14/DQB_46AJ4
DQB1_15/DQB_47AK3
DQB1_16/DQB_48AF8
DQB1_17/DQB_49AF9
DQB0_5/DQB_5F3
DQB1_18/DQB_50AG8
DQB1_19/DQB_51AG7
DQB1_20/DQB_52AK9
DQB1_21/DQB_53AL7
DQB1_22/DQB_54AM8
DQB1_23/DQB_55AM7
DQB1_24/DQB_56AK1
DQB1_25/DQB_57AL4
DQB1_26/DQB_58AM6
DQB1_27/DQB_59AM1
DQB0_6/DQB_6F5
DQB1_28/DQB_60AN4
DQB1_29/DQB_61AP3
DQB1_30/DQB_62AP1
DQB1_31/DQB_63AP5
DQB0_7/DQB_7G4
DQB0_8/DQB_8H5
DQB0_9/DQB_9H6
MVREFDBY12
MVREFSBAA12
TESTENAD28
CASB0#W10
CASB1#AA10
CKEB0U10
CKEB1AA11
CLKB0L9
CLKB0#L8
CLKB1AD8
CLKB1#AD7
CLKTESTAAK10
CLKTESTBAL10
CSB0#_0P10
CSB0#_1L10
CSB1#_0AD10
CSB1#_1AC10
WCKB0_0/DQMB_0H3
WCKB0#_0/DQMB_1H1
WCKB0_1/DQMB_2T3
WCKB0#_1/DQMB_3T5
WCKB1_0/DQMB_4AE4
WCKB1#_0/DQMB_5AF5
WCKB1_1/DQMB_6AK6
WCKB1#_1/DQMB_7AK5
DRAM_RST#AH11
MAB0_0/MAB_0P8
MAB0_1/MAB_1T9
MAB1_2/MAB_10AC8
MAB1_3/MAB_11AC9
MAB1_4/MAB_12AA7
MAB1_5/BA2AA8
MAB1_6/BA0Y8
MAB1_7/BA1AA9
MAB0_2/MAB_2P9
MAB0_3/MAB_3N7
MAB0_4/MAB_4N8
MAB0_5/MAB_5N9
MAB0_6/MAB_6U9
MAB0_7/MAB_7U8
MAB1_0/MAB_8Y9
MAB1_1/MAB_9W9
ADBIB0/ODTB0T7
ADBIB1/ODTB1W7
RASB0#T10
RASB1#Y10
EDCB0_0/QSB_0/RDQSB_0F6
EDCB0_1/QSB_1/RDQSB_1K3
EDCB0_2/QSB_2/RDQSB_2P3
EDCB0_3/QSB_3/RDQSB_3V5
EDCB1_0/QSB_4/RDQSB_4AB5
EDCB1_1/QSB_5/RDQSB_5AH1
EDCB1_2/QSB_6/RDQSB_6AJ9
EDCB1_3/QSB_7/RDQSB_7AM5
DDBIB0_0/QSB_0#/WDQSB_0G7
DDBIB0_1/QSB_1#/WDQSB_1K1
DDBIB0_2/QSB_2#/WDQSB_2P1
DDBIB0_3/QSB_3#/WDQSB_3W4
DDBIB1_0/QSB_4#/WDQSB_4AC4
DDBIB1_1/QSB_5#/WDQSB_5AH3
DDBIB1_2/QSB_6#/WDQSB_6AJ8
DDBIB1_3/QSB_7#/WDQSB_7AM3
WEB0#N10
WEB1#AB11
MAB0_8T8
MAB1_8W8
MEMORY INTERFACE B
DDR2
GDDR5/GDDR3
DDR3
DDR2
GDDR3/GDDR5
DDR3
GDDR5
GDDR5/DDR2/GDDR3
4 OF 8
MADISON-PRO-2-GP
VGA1D
DIS_GPU
MEMORY INTERFACE B
DDR2
GDDR5/GDDR3
DDR3
DDR2
GDDR3/GDDR5
DDR3
GDDR5
GDDR5/DDR2/GDDR3
4 OF 8
MADISON-PRO-2-GP
VGA1D
DIS_GPU
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
GENERICC
MEM_ID0
MEM_ID2
GENERICG
VGA_CRT_GREEN
TH
ER
MT
RIP
_R
GPIO16_SSIN
VPIO14_VGA
GPIO18_VGA
GEN_B
GPU_RSET
GEN_A
GENERICD
MEM_ID1
THERMTRIP_VGAMEM_ID3
XTALINXTALOUT
GPU_VREFG
THERMTRIP_VGA
GENERICE_HPD4
FAN_PWM
R2SET
VGA_BLEN
JTAG_TCK_VGAJTAG_TDI_VGA
JTAG_TDO_VGAJTAG_TMS_VGA
JTAG_TRST#_VGA
GPIO6_VGA
GENERICF
GPU_LVDS_CLK_CGPU_LVDS_DATA_C
XTALOUT
JTAG_TRST#_VGA
JTAG_TMS_VGA
PEG_CLKREQ#
VGA_CRT_RED
VGA_CRT_BLUE
XO_IN
JTAG_TCK_VGA
XO_IN
XTALIN
+1.8V_RUN_VGA
+1.8V_RUN_VGA
+1.8V_RUN_VGA
TSVDD
DPLL_VDDC
+1.8V_RUN_VGA
+1.0V_RUN_VGA
DPLL_PVDD
AVDD
VDD1DI
AVDD
VDD1DI
+1.8V_RUN_VGA
A2VDDQ
+1.8V_RUN_VGA
+3.3V_RUN_VGA
+3.3V_RUN_VGA
A2VDDQ
+3.3V_RUN_VGA
DPLL_PVDD
DPLL_VDDC
TSVDD
HDMI_HPD_DET(13,57)
VGA_BLEN(55)
VGA_CRT_RED (77)
VGA_CRT_GREEN (77)
VGA_CRT_BLUE (77)
VGA_THERMDC(39)
VGA_THERMDA(39)
VGA_LCDVDD_EN (55)VGA_LBKLT_CTL (55)
GPIO21_BB_EN(80)
GPIO5_AC_BATT(80)
TX_PWRS_ENB(80)
BIOS_ROM_EN(80)
VGA_DIS(80)GPIO8_ROMSO(80)
BIF_GEN2_EN_A(80)TX_DEEMPH_EN(80)
CONFIG2(80)CONFIG1(80)CONFIG0(80)
VGA_CRT_VSYNC (77,80)VGA_CRT_HSYNC (77,80)
HDMI_PCH_CLK (57)HDMI_PCH_CLK# (57)
HDMI_PCH_DATA0 (57)HDMI_PCH_DATA0# (57)
HDMI_PCH_DATA1 (57)HDMI_PCH_DATA1# (57)
HDMI_PCH_DATA2 (57)HDMI_PCH_DATA2# (57)
VSYNC_DAC2 (80)HSYNC_DAC2 (80)
GPU_LVDSB_TX1# (55)GPU_LVDSB_TX1 (55)
GPU_LVDSB_TX2# (55)GPU_LVDSB_TX2 (55)
GPU_LVDSB_TXC# (55)GPU_LVDSB_TXC (55)
GPU_LVDSB_TX0# (55)GPU_LVDSB_TX0 (55)
GPU_LVDSA_TX0# (55)GPU_LVDSA_TX0 (55)
GPU_LVDSA_TXC# (55)GPU_LVDSA_TXC (55)
GPU_LVDSA_TX1# (55)GPU_LVDSA_TX1 (55)
GPU_LVDSA_TX2# (55)GPU_LVDSA_TX2 (55)
H_THERMTRIP#(10,21,37,39,42)
THERMTRIP_VGA_GATE(37)
PWRCNTL_0(89)
PWRCNTL_1(89)
GPU_HDMI_CLK (57)GPU_HDMI_DATA (57)
VGA_CRT_DDCCLK (77)VGA_CRT_DDCDATA (77)
GPU_LVDS_CLK(55)GPU_LVDS_DATA(55)
CLK_VGA_27M_SS(7)
THERMTRIP_VGA# (37)
CLK_VGA_27M_NSS(7)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DP/LVDS/CRT/GPIO(3/5)
A2
82 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DP/LVDS/CRT/GPIO(3/5)
A2
82 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DP/LVDS/CRT/GPIO(3/5)
A2
82 95Thursday, March 04, 2010
<Core Design>
MEM_ID Control
DVPDATA[0:3]
0000
1000
DDC channel for CRT
DDC channel for HDMI
PLACE VREFG DIVIDER AND CAPCLOSE TO ASIC
([email protected] A2VDDQ For Madison)
Straps
(1.8V@70mA AVDD For Madison)
(1.8V@45mA VDD1DI For Madison)
(1.8V@50mA VDD2DI For Madison)
+3.3V tolerant
(3.3V@130mA A2VDD For Madison)
DDC1/DDC2/DDC6 have 5V-tolerant
DDC channel for LVDS
Clock Input Configuraiton -GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)
LVDS Interface
(1.8V@75mA DPLL_PVDD For Madison)
Description
DDR3 Samsung-K4W1G1646E-HC12 (800MHz)
DDR3 Hynix-H5TQ1G63BFR-12C (800MHz)
DVPDATA[0:3] Default:Pull down
MEMORY ID Table
Debug
mode
Normal
modeSignal
CLK
"1"(PU)TESTEN "1"(PU)
"0"(PD) "1"(PU)JTAG_TRST#
JTAG_TCK
JTAG_TMS
"1"(PU)
"1"(PU)"1"(PU)
JTAG SIGNAL OPTION
10/1
10/1
10/1
470ohm, 1A
470ohm, 1A
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
10/5
11/6
10/7
10/8
10/8
1113-3
10/5
1204-21204-2
(1.0V@125mA DPLL_VDDC For Madison)(1.1V@150mA DPLL_VDDC For M96)
(1.8V@20mA TSVDD For M96)
(1.8V@120mA DPLL_PVDD For M96)
(1.8V@5mA TSVDD For Madison)
(1.8V@70mA AVDD For M96)
(1.8V@45mA VDD1DI For M96)
(1.8V@40mA VDD2DI For M96)
(3.3V@65mA A2VDD For M96)
(1.8V@20mA A2VDDQ For M96)
1215-5
1215-5
Madison Only
1218-1
0107-5
12
C8
23
0
SC
D1
U1
0V
2K
X-5
GP
DY
C8
23
0
SC
D1
U1
0V
2K
X-5
GP
DY
12
C8222
SC
D1
U1
0V
2K
X-5
GP
DIS
C8222
SC
D1
U1
0V
2K
X-5
GP
DIS
12
R8216499R2F-2-GPDISR8216499R2F-2-GPDIS
12
C8227
SC18P50V2JN-1-GPDY
C8227
SC18P50V2JN-1-GPDY
1TP8218 TPAD14-GPTP8218 TPAD14-GP
1TP8219 TPAD14-GPTP8219 TPAD14-GP
DIGONAJ27
TXCLK_LN_DPE3NAR34
TXCLK_LP_DPE3PAP34
TXCLK_UN_DPF3NAL36
TXCLK_UP_DPF3PAK35
TXOUT_L0N_DPE2NAU35
TXOUT_L0P_DPE2PAW37
TXOUT_L1N_DPE1NAU39
TXOUT_L1P_DPE1PAR37
TXOUT_L2N_DPE0NAR35
TXOUT_L2P_DPE0PAP35
TXOUT_L3NAP37
TXOUT_L3PAN36
TXOUT_U0N_DPF2NAK37
TXOUT_U0P_DPF2PAJ38
TXOUT_U1N_DPF1NAJ36
TXOUT_U1P_DPF1PAH35
TXOUT_U2N_DPF0NAH37
TXOUT_U2P_DPF0PAG38
TXOUT_U3NAG36
TXOUT_U3PAF35
VARY_BLAK27
LVTMDP
LVDS CONTROL
7 OF 8
MADISON-PRO-2-GP
VGA1G
LVTMDP
LVDS CONTROL
7 OF 8
MADISON-PRO-2-GP
VGA1G
12
C8204
SC1U6D3V2KX-GPDIS
C8204
SC1U6D3V2KX-GPDIS
1TP8208 TPAD14-GPTP8208 TPAD14-GP
12
R8217249R2F-GP DIS
R8217249R2F-GP DIS
41
2 3
X8201
XTAL-27MHZ-85-GP
DY
X8201
XTAL-27MHZ-85-GP
DY
1TP8202 TPAD14-GPTP8202 TPAD14-GP
12
C8225SCD1U10V2KX-5GPDIS
C8225SCD1U10V2KX-5GPDIS
1TP8209
TPAD14-GPTP8209
TPAD14-GP
1TP8214 TPAD14-GPTP8214 TPAD14-GP
1 2R8201 10KR2J-3-GPDISR8201 10KR2J-3-GPDIS
1TP8221 TPAD14-GPTP8221 TPAD14-GP
123 4
RN8201
SRN4K7J-8-GP DISRN8201
SRN4K7J-8-GP DIS
1 2
L8203
BLM15BD121SS1D-GP
DISL8203
BLM15BD121SS1D-GP
DIS
123
4
RN
0R4P2R-PAD
RN8202DIS
RN
0R4P2R-PAD
RN8202DIS
12
C8219SC
D1
U1
0V
2K
X-5
GP
DIS
C8219SC
D1
U1
0V
2K
X-5
GP
DIS
1234 5
678
RN8204
SRN150F-1-GP
DIS
RN8204
SRN150F-1-GP
DIS
1 2
C8228
SC18P50V2JN-1-GPDY
C8228
SC18P50V2JN-1-GPDY
12
C8207SCD1U10V2KX-5GPDIS
C8207SCD1U10V2KX-5GPDIS
12
C8220SC4D7U6D3V3KX-GP
DYC8220SC4D7U6D3V3KX-GP
DY
1 2R8218 715R2F-GP
DIS
R8218 715R2F-GP
DIS
DMINUSAG29
DPLL_PVDDAM32
DPLL_PVSSAN32
DPLL_VDDCAN31
DPLUSAF29
DVPCLKAR1
DVPCNTL_0AP8
DVPCNTL_1AW8
DVPCNTL_2AR3
DVPCNTL_MVP_0AR8
DVPCNTL_MVP_1AU8
DVPDATA_0AU1
DVPDATA_1AU3
DVPDATA_10AV7
DVPDATA_11AN7
DVPDATA_12AV9
DVPDATA_13AT9
DVPDATA_14AR10
DVPDATA_15AW10
DVPDATA_16AU10
DVPDATA_17AP10
DVPDATA_18AV11
DVPDATA_19AT11
DVPDATA_2AW3
DVPDATA_20AR12
DVPDATA_21AW12
DVPDATA_22AU12
DVPDATA_23AP12
DVPDATA_3AP6
DVPDATA_4AW5
DVPDATA_5AU5
DVPDATA_6AR6
DVPDATA_7AW6
DVPDATA_8AU6
DVPDATA_9AT7
GENERICAAJ19
GENERICBAK19
GENERICCAJ20
GENERICDAK20
GENERICE_HPD4AJ24
GENERICFAH26
GENERICGAH24
GPIO_0AH20
GPIO_1AH18
GPIO_10_ROMSCKAJ16
GPIO_11AK16
GPIO_12AL16
GPIO_13AM16
GPIO_14_HPD2AM14
GPIO_15_PWRCNTL_0AM13
GPIO_16_SSINAK14
GPIO_17_THERMAL_INTAG30
GPIO_18_HPD3AN14
GPIO_19_CTFAM17
GPIO_2AN16
GPIO_20_PWRCNTL_1AL13
GPIO_21_BB_ENAJ14
GPIO_22_ROMCS#AK13
GPIO_23_CLKREQ#AN13
GPIO_3_SMBDATAAH23
GPIO_4_SMBCLKAJ23
GPIO_5_AC_BATTAH17
GPIO_6AJ17
GPIO_7_BLONAK17
GPIO_8_ROMSOAJ13
GPIO_9_ROMSIAH15
H2SYNCAD29
HPD1AK24
HSYNCAC36
JTAG_TCKAK23
JTAG_TDIAN23
JTAG_TDOAM24
JTAG_TMSAL24
JTAG_TRST#AM23
DDCDATA_AUX7NAK29
DDCCLK_AUX7PAK30
TS_FDOAK32
TSVDDAJ32
TSVSSAJ33
VREFGAH13
VSS1DIAC34
VSS2DIAG32
XTALINAV33
XTALOUTAU34
A2VDDAG33
A2VDDQAD33
A2VSSQAF33
AUX1NAL27
AUX1PAM27
AUX2NAM20
AUX2PAN20
AVDDAD34
AVSSQAE34
BAF37
B2AF30
B2#AF31
B#AE38
CAC32
COMPAF32
DDC1CLKAM26
DDC1DATAAN26
DDC2CLKAM19
DDC2DATAAL19
DDC6CLKAJ30
DDC6DATAAJ31
DDCDATA_AUX3NAM30
DDCCLK_AUX3PAL30
DDCDATA_AUX4NAM29
DDCCLK_AUX4PAL29
DDCDATA_AUX5NAM21
DDCCLK_AUX5PAN21
GAE36
G2AD30
G2#AD31
G#AD35
RAD39
R2AC30
R2#AC31
R2SETAA29
R#AD37
RSETAB34
SCLAK26
SDAAJ26
TX0M_DPA2NAR24
TX0M_DPC2NAR14
TX0P_DPA2PAT25
TX0P_DPC2PAT15
TX1M_DPA1NAV25
TX1M_DPC1NAV15
TX1P_DPA1PAU26
TX1P_DPC1PAU16
TX2M_DPA0NAR26
TX2M_DPC0NAR16
TX2P_DPA0PAT27
TX2P_DPC0PAT17
TX3M_DPB2NAU30
TX3M_DPD2NAR20
TX3P_DPB2PAV31
TX3P_DPD2PAT21
TX4M_DPB1NAT31
TX4M_DPD1NAV21
TX4P_DPB1PAR32
TX4P_DPD1PAU22
TX5M_DPB0NAU32
TX5M_DPD0NAR22
TX5P_DPB0PAT33
TX5P_DPD0PAT23
TXCAM_DPA3NAV23
TXCAP_DPA3PAU24
TXCBM_DPB3NAT29
TXCBP_DPB3PAR30
TXCCM_DPC3NAV13
TXCCP_DPC3PAU14
TXCDM_DPD3NAT19
TXCDP_DPD3PAU20
V2SYNCAC29
VDD1DIAC33
VDD2DIAG31
VSYNCAC38
YAD32
TS_AAL31
XO_INAW34
XO_IN2AW35
DPA
DPB
DPC
DPD
MUTI GFX
I2C
GENERAL PURPOSE I/O
DAC1
DAC2
DDC/AUX
THERMAL
PLL/CLOCK
2 OF 8
MADISON-PRO-2-GP
VGA1B
DIS_GPU
DPA
DPB
DPC
DPD
MUTI GFX
I2C
GENERAL PURPOSE I/O
DAC1
DAC2
DDC/AUX
THERMAL
PLL/CLOCK
2 OF 8
MADISON-PRO-2-GP
VGA1B
DIS_GPU
1TP8223 TPAD14-GPTP8223 TPAD14-GP
1TP8203
TPAD14-GPTP8203
TPAD14-GP
12 R821910KR2J-3-GPDY R821910KR2J-3-GPDY
12
C8212
SCD1U10V2KX-5GPDY
C8212
SCD1U10V2KX-5GPDY
1 2R821180D6R2F-L-GP
DISR821180D6R2F-L-GP
DIS
1 2
L8202
BLM15BD121SS1D-GP
DISL8202
BLM15BD121SS1D-GP
DIS
1 2R8214 499R2F-2-GP
DIS
R8214 499R2F-2-GP
DIS
12
C8218
SC
1U
6D
3V
2K
X-G
P
DIS
C8218
SC
1U
6D
3V
2K
X-G
P
DIS
1 2
R8204
0R2J-2-GP
DISR8204
0R2J-2-GP
DIS
1 2L8207 BLM18PG471SN1D-GP
DIS
L8207 BLM18PG471SN1D-GP
DIS
1TP8207 TPAD14-GPTP8207 TPAD14-GP
1TP8211 TPAD14-GPTP8211 TPAD14-GP
12
C8213
SC
1U
6D
3V
2K
X-G
P
DYC8213
SC
1U
6D
3V
2K
X-G
P
DY
12
R8208
10KR2J-3-GP
DY R8208
10KR2J-3-GP
DY
12
C8226SC470P50V2JN-GP
DY
C8226SC470P50V2JN-GP
DY
1TP8225 TPAD14-GPTP8225 TPAD14-GP
1TP8222 TPAD14-GPTP8222 TPAD14-GP
1 2R8203 0R3J-0-U-GP
DISR8203 0R3J-0-U-GP
DIS
12
R8205
10KR2J-3-GPDIS
R8205
10KR2J-3-GPDIS
1TP8224 TPAD14-GPTP8224 TPAD14-GP
1 2C8229 SCD1U10V2KX-5GP
DYC8229 SCD1U10V2KX-5GP
DY
1 2R8220150R2F-1-GPDISR8220150R2F-1-GPDIS
1 2
L8201
BLM18PG471SN1D-GP
DIS L8201
BLM18PG471SN1D-GP
DIS
12
C8224SC1U6D3V2KX-GP
DISC8224SC1U6D3V2KX-GP
DIS
1 2 3456
Q8203
2N7002EDW-GP
84.27002.F3F DISQ8203
2N7002EDW-GP
84.27002.F3F DIS
1 2R8207 10KR2J-3-GP
VRAMDIS_HynixR8207 10KR2J-3-GP
VRAMDIS_Hynix
12
C8203
SC
D1
U1
0V
2K
X-5
GP
DISC8203
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8223SC4D7U6D3V3KX-GP
DYC8223SC4D7U6D3V3KX-GP
DY
1TP8220 TPAD14-GPTP8220 TPAD14-GP
12
C8206
SC
1U
6D
3V
2K
X-G
P
DIS
C8206
SC
1U
6D
3V
2K
X-G
P
DIS
1 2R8222 1MR2J-1-GPDYR8222 1MR2J-1-GPDY
G
SD
Q8202
2N7002A-7-GPDIS
Q8202
2N7002A-7-GPDIS
12 3
4
RN8203
SRN10KJ-5-GP
DIS
RN8203
SRN10KJ-5-GP
DIS
12
C8202SC4D7U6D3V3KX-GP
DISC8202SC4D7U6D3V3KX-GP
DIS
12 R82210R2J-2-GPDIS
R82210R2J-2-GPDIS
1 2
L8204
BLM15BD121SS1D-GP
DISL8204
BLM15BD121SS1D-GP
DIS
1TP8206 TPAD14-GPTP8206 TPAD14-GP1TP8205 TPAD14-GPTP8205 TPAD14-GP
1 2R8202 10KR2J-3-GPDISR8202 10KR2J-3-GPDIS
12
C8217SC
D1
U1
0V
2K
X-5
GP
DIS
C8217SC
D1
U1
0V
2K
X-5
GP
DIS
12R8210 0R2J-2-GPDYR8210 0R2J-2-GPDY
1TP8212 TPAD14-GPTP8212 TPAD14-GP
12
C8205SC4D7U6D3V3KX-GP
DYC8205SC4D7U6D3V3KX-GP
DY
12
C8201SC4D7U6D3V3KX-GP
DISC8201SC4D7U6D3V3KX-GP
DIS
12
C8221
SC
1U
6D
3V
2K
X-G
P
DISC8221
SC
1U
6D
3V
2K
X-G
P
DIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FB_GND
VDDRHVSSRHA
VSSRHB
+1.0V_RUN_VGA
SPV18
SPV18
+1.8V_RUN_VGA
+1.5V_RUN
+VGA_CORE
+1.8V_RUN_VGA
+VGA_CORE
MPV18
MPV18
VDDC_CT
PCIE_PVDD
+1.0V_RUN_VGA
+3.3V_RUN_VGA
SPV10
+1.5V_RUN
+VGA_CORE
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_POWER(4/5)
A2
83 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_POWER(4/5)
A2
83 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_POWER(4/5)
A2
83 95Thursday, March 04, 2010
<Core Design>
M96 do not support core vsense feature
(For M97, Broadway, Madison and Park SPV10 = 1.0V)
For Madison and Park, VDDCI and VDDC can share one common regulator
VDDCI and VDDC should have seperate regulators with a merge option on PCB
NOTE2:
FB_VDDC, FB_VDDCI and FB_GND are not support on M96
NOTE3:
M97 VDDC and VDDCI ball assignments are different from M96.
If M96 is populated on this design, VDDC and VDDCI will be shorted on the substrate.
For DDR3/GDDR5, MVDDQ = 1.5V
NOTE4:
For M2 design compatibility, refer to the document AN_M96_Ax and AN_M97_Ax
M97, Broadway, Madison and Park only
NOTE1:
Back Bias is not supported on M97, Broadway, Madison and Park
For the M96 Back Bias circuitry, refer to REF134
(1.8V@17mA VDD_CT For Madison)
(1.8V@40mA PCIE_PVDD For Madison)
(1.8V@400mA PCIE_VDDR For Madion)
(1.8V@150mA MPV18)
([email protected] PCIE_VDDC For Madison)
(1.8V@50mA SPV18)
VCORE_SEN/RTN and VDDCI_SEN/RTN route as differetial pair
(1.0V@100mA SPV10 For Madison)
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
470ohm, 1A
10/6
10/8
([email protected] VDDR1 For Madison)
(3.3V@60mA VDDR3)
(1.8V@170mA VDDR4 For Madison)
(23.6A VDDC For Madison)
120ohm, 0.3A
1204-5
1204-5
1204-5
1204-4
([email protected] VDDR1 For M96)
(1.8V@136mA VDD_CT For M96)
(1.8V@340mA VDDR4 For M96)
(1.8V@68mA PCIE_PVDD For M96)
(For M96 SPV10 = VDDC)
(VDDC@136mA SPV10 For M96)
(1.8V@210mA PCIE_VDDR For M96)
([email protected] PCIE_VDDC For M96)
(25A VDDC For M96)
(Same as VDDC)
0107-5Removed
12
C8367
SC
1U
6D
3V
2K
X-G
P
DIS
C8367
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8331
SC
1U
6D
3V
2K
X-G
P
DIS
C8331
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8361
SC
1U
6D
3V
2K
X-G
P
DIS
C8361
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8327
SC
1U
6D
3V
2K
X-G
P
DY
C8327
SC
1U
6D
3V
2K
X-G
P
DY
12
C8393
SC
1U
6D
3V
2K
X-G
P DIS_Mad
C8393
SC
1U
6D
3V
2K
X-G
P DIS_Mad
1 2L8304 BLM15BD121SS1D-GP
DIS_Mad
L8304 BLM15BD121SS1D-GP
DIS_Mad
12
C8335
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8335
SC
10
U6
D3
V5
KX
-1G
P
DIS
12
C8301
SC
D1
U1
0V
2K
X-5
GP
DISC8301
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8392
SC4D7U6D3V3KX-GP
DIS_MadC8392
SC4D7U6D3V3KX-GP
DIS_Mad
12
C8340
SC
1U
6D
3V
2K
X-G
P
DIS
C8340
SC
1U
6D
3V
2K
X-G
P
DIS
1 2R8303 0R2J-2-GP
DIS_M96
R8303 0R2J-2-GP
DIS_M96
1 2
L8307
BLM18PG471SN1D-GPDIS_M96
L8307
BLM18PG471SN1D-GPDIS_M96
12
C8397
SC
1U
6D
3V
2K
X-G
PDIS_M96
C8397
SC
1U
6D
3V
2K
X-G
PDIS_M96
12
C8388SC10U6D3V5KX-1GP
DIS
C8388SC10U6D3V5KX-1GP
DIS
12
C8308
SC
D1
U1
0V
2K
X-5
GP
DISC8308
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8337
SC
1U
6D
3V
2K
X-G
P
DIS
C8337
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8328
SC
1U
6D
3V
2K
X-G
P
DIS
C8328
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8363
SC
1U
6D
3V
2K
X-G
P
DIS
C8363
SC
1U
6D
3V
2K
X-G
P
DIS1
2
C8322
SC
1U
6D
3V
2K
X-G
P
DIS
C8322
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8372
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8372
SC
10
U6
D3
V5
KX
-1G
P
DIS
12
C8303
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8303
SC
10
U6
D3
V5
KX
-1G
P
DIS
12
C8323
SC
1U
6D
3V
2K
X-G
P
DY
C8323
SC
1U
6D
3V
2K
X-G
P
DY
12
C8354
SC
D1
U1
0V
2K
X-5
GP
DISC8354
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8302
SC
1U
6D
3V
2K
X-G
P
DIS
C8302
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8326
SC
1U
6D
3V
2K
X-G
P
DY
C8326
SC
1U
6D
3V
2K
X-G
P
DY
1 2R8302 0R2J-2-GP
DIS_M96
R8302 0R2J-2-GP
DIS_M96
12
C8320
SC
1U
6D
3V
2K
X-G
P
DIS
C8320
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8319
SC
1U
6D
3V
2K
X-G
P
DY
C8319
SC
1U
6D
3V
2K
X-G
P
DY
12
C8304
SC
D1
U1
0V
2K
X-5
GP
DISC8304
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8386
SC
1U
6D
3V
2K
X-G
P
DIS
C8386
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8339
SC
1U
6D
3V
2K
X-G
P
DY
C8339
SC
1U
6D
3V
2K
X-G
P
DY
12
C8387SC1U6D3V2KX-GP
DIS
C8387SC1U6D3V2KX-GP
DIS
12
C8309
SC
D1
U1
0V
2K
X-5
GP
DISC8309
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8349
SC
1U
6D
3V
2K
X-G
P
DIS
C8349
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8334SC4D7U6D3V3KX-GPDISC8334SC4D7U6D3V3KX-GPDIS
12
C8350SC1U6D3V2KX-GP
DIS
C8350SC1U6D3V2KX-GP
DIS
12
C8358
SC
1U
6D
3V
2K
X-G
P
DIS
C8358
SC
1U
6D
3V
2K
X-G
P
DIS
1 2L8306 BLM15BD121SS1D-GP
DIS_M96
L8306 BLM15BD121SS1D-GP
DIS_M96
12
C8342
SC
1U
6D
3V
2K
X-G
P
DIS
C8342
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8332
SC
1U
6D
3V
2K
X-G
P
DIS
C8332
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8316
SC
1U
6D
3V
2K
X-G
P
DIS
C8316
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8344
SC
1U
6D
3V
2K
X-G
P
DIS
C8344
SC
1U
6D
3V
2K
X-G
P
DIS1
2
C8318
SC
1U
6D
3V
2K
X-G
P
DY
C8318
SC
1U
6D
3V
2K
X-G
P
DY
12
C8391
SC
D1
U1
0V
2K
X-5
GP
DIS_MadC8391
SC
D1
U1
0V
2K
X-5
GP
DIS_Mad
12
C8384
SC
1U
6D
3V
2K
X-G
P
DIS
C8384
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8371
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8371
SC
10
U6
D3
V5
KX
-1G
P
DIS
12
C8305
SC
D1
U1
0V
2K
X-5
GP
DISC8305
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8338
SC
1U
6D
3V
2K
X-G
P
DY
C8338
SC
1U
6D
3V
2K
X-G
P
DY
12
C8315
SC
1U
6D
3V
2K
X-G
P
DY
C8315
SC
1U
6D
3V
2K
X-G
P
DY
12
C8348
SC
1U
6D
3V
2K
X-G
P
DIS
C8348
SC
1U
6D
3V
2K
X-G
P
DIS1 2
L8301 BLM15BD121SS1D-GP
DISL8301 BLM15BD121SS1D-GP
DIS
12
C8382
SC
D1
U1
0V
2K
X-5
GP
DISC8382
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8368
SC
1U
6D
3V
2K
X-G
PDIS
C8368
SC
1U
6D
3V
2K
X-G
PDIS
12
C8310
SC
D1
U1
0V
2K
X-5
GP
DISC8310
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8373
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8373
SC
10
U6
D3
V5
KX
-1G
P
DIS
1 2R8301 0R2J-2-GP
DIS_M96
R8301 0R2J-2-GP
DIS_M96
12
C8317SC4D7U6D3V3KX-GPDISC8317SC4D7U6D3V3KX-GPDIS
12
C8377
SC
1U
6D
3V
2K
X-G
P
DIS
C8377
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8380
SC
1U
6D
3V
2K
X-G
P
DISC8380
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8396
SC
D1
U1
0V
2K
X-5
GP
DIS_MadC8396
SC
D1
U1
0V
2K
X-5
GP
DIS_Mad
12
C8329
SC
1U
6D
3V
2K
X-G
P
DIS
C8329
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8351
SC
4D
7U
6D
3V
3K
X-G
P
DISC8351
SC
4D
7U
6D
3V
3K
X-G
P
DIS
12
C8374SC1U6D3V2KX-GP
DIS
C8374SC1U6D3V2KX-GP
DIS
1 2
L8303
BLM18PG471SN1D-GPDIS_Mad
L8303
BLM18PG471SN1D-GPDIS_Mad
12
C8355
SC
1U
6D
3V
2K
X-G
P
DISC8355
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8364
SC
1U
6D
3V
2K
X-G
P
DIS
C8364
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8370
SC
10
U6
D3
V5
KX
-1G
P
DIS
C8370
SC
10
U6
D3
V5
KX
-1G
P
DIS
1 2L8302 BLM15BD121SS1D-GP
DISL8302 BLM15BD121SS1D-GP
DIS
12
C8376
SC4D7U6D3V3KX-GPDIS
C8376
SC4D7U6D3V3KX-GPDIS
12
C8341
SC
1U
6D
3V
2K
X-G
P
DIS
C8341
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8306
SC
D1
U1
0V
2K
X-5
GP
DISC8306
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8330
SC
1U
6D
3V
2K
X-G
P
DIS
C8330
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8333
SC
1U
6D
3V
2K
X-G
P
DIS
C8333
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8383
SC
D1
U1
0V
2K
X-5
GP
DISC8383
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8381
SC
D1
U1
0V
2K
X-5
GP
DISC8381
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8360
SC
1U
6D
3V
2K
X-G
P
DIS
C8360
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8311
SC
D1
U1
0V
2K
X-5
GP
DY
C8311
SC
D1
U1
0V
2K
X-5
GP
DY
12
C8353
SC
1U
6D
3V
2K
X-G
P
DISC8353
SC
1U
6D
3V
2K
X-G
P
DIS1
2
C8390
SC
1U
6D
3V
2K
X-G
P
DIS_MadC8390
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
12
C8362
SC
1U
6D
3V
2K
X-G
P
DIS
C8362
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8325
SC
1U
6D
3V
2K
X-G
P
DY
C8325
SC
1U
6D
3V
2K
X-G
P
DY
12
C8336
SC
1U
6D
3V
2K
X-G
P
DIS
C8336
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8314
SC
1U
6D
3V
2K
X-G
P
DIS
C8314
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8385
SC
1U
6D
3V
2K
X-G
P
DIS
C8385
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8347
SC
1U
6D
3V
2K
X-G
P
DIS
C8347
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8375
SC
D1
U1
0V
2K
X-5
GP
DISC8375
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8324
SC
1U
6D
3V
2K
X-G
P
DY
C8324
SC
1U
6D
3V
2K
X-G
P
DY
12
C8366
SC
4D
7U
6D
3V
3K
X-G
P
DISC8366
SC
4D
7U
6D
3V
3K
X-G
P
DIS
12
C8389
SC4D7U6D3V3KX-GP
DIS_MadC8389
SC4D7U6D3V3KX-GP
DIS_Mad
12
C8379
SC
4D
7U
6D
3V
3K
X-G
P
DISC8379
SC
4D
7U
6D
3V
3K
X-G
P
DIS
12
C8365
SC
1U
6D
3V
2K
X-G
P
DIS
C8365
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8313
SC
D1
U1
0V
2K
X-5
GP
DY
C8313
SC
D1
U1
0V
2K
X-5
GP
DY
12
C8307
SC
D1
U1
0V
2K
X-5
GP
DISC8307
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8346
SC
1U
6D
3V
2K
X-G
P
DIS
C8346
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8321
SC
1U
6D
3V
2K
X-G
P
DY
C8321
SC
1U
6D
3V
2K
X-G
P
DY
12
C8357
SC
1U
6D
3V
2K
X-G
P
DIS
C8357
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8312
SC
D1
U1
0V
2K
X-5
GP
DISC8312
SC
D1
U1
0V
2K
X-5
GP
DIS
PCIE_PVDDAB37
MPV18H7
MPV18H8
SPV18AM10
PCIE_VDDCG30
PCIE_VDDCR28
PCIE_VDDCT28
PCIE_VDDCU28
PCIE_VDDCG31
PCIE_VDDCH29
PCIE_VDDCH30
PCIE_VDDCJ29
PCIE_VDDCJ30
PCIE_VDDCL28
PCIE_VDDCM28
PCIE_VDDCN28
PCIE_VDDRAA31
PCIE_VDDRAA32
PCIE_VDDRAA33
PCIE_VDDRAA34
PCIE_VDDRV28
PCIE_VDDRW29
PCIE_VDDRW30
PCIE_VDDRY31
SPV10AN9
SPVSSAN10
VDDR1AC7
VDDR1G17
VDDR1G20
VDDR1G23
VDDR1G26
VDDR1G29
VDDR1H10
VDDR1J7
VDDR1J9
VDDR1K11
VDDR1K13
VDDR1AD11
VDDR1K8
VDDR1L12
VDDR1L16
VDDR1L21
VDDR1L23
VDDR1L26
VDDR1L7
VDDR1M11
VDDR1N11
VDDR1P7
VDDR1AF7
VDDR1R11
VDDR1U11
VDDR1U7
VDDR1Y11
VDDR1Y7
VDDR1AG10
VDDR1AJ7
VDDR1AK8
VDDR1AL9
VDDR1G11
VDDR1G14
VDDR3AF23
VDDR3AF24
VDDR3AG23
VDDR3AG24
VDDR4AF13
VDDR4AF15
VDDR4AG13
VDDR4AG15
VDDR4AD12
VDDR4AF11
VDDR4AF12
VDDR4AG11
NC_VDDRHAM20
NC_VDDRHBV12
NC_VSSRHAM21
NC_VSSRHBU12
VDD_CTAF26
VDD_CTAF27
VDD_CTAG26
VDD_CTAG27
VDDCAA15
VDDCAB21
VDDCAB23
VDDCAB26
VDDCAB28
VDDCIAC12
VDDCIAC15
VDDCAC17
VDDCAC20
VDDCAC22
VDDCAC24
VDDCAA17
VDDCAC27
VDDCIAD13
VDDCIAD16
VDDCAD18
VDDCAD21
VDDCAD23
VDDCAD26
VDDCAF17
VDDCAF20
VDDCAF22
VDDCAA20
VDDCAG16
VDDCAG18
VDDCAG21
VDDCAH22
VDDCIM16
VDDCIM18
VDDCIM23
VDDCM26
VDDCIN15
VDDCIN17
VDDCAA22
VDDCIN20
VDDCIN22
VDDCN24
VDDC/BIF_VDDCN27
VDDCIR13
VDDCIR16
VDDCR18
VDDCR21
VDDCR23
VDDCR26
VDDCAA24
VDDCIT15
VDDCT17
VDDCT20
VDDCT22
VDDCT24
VDDC/BIF_VDDCT27
VDDCU16
VDDCU18
VDDCU21
VDDCU23
VDDCAA27
VDDCU26
VDDCIV15
VDDCV17
VDDCV20
VDDCV22
VDDCV24
VDDCV27
VDDCY16
VDDCY18
VDDCY21
VDDCIAB13
VDDCY23
VDDCY26
VDDCY28
VDDCAB16
VDDCAB18
VDDCIM15
VDDCIN13
VDDCIR12
VDDCIT12
VDDCIAA13
VDDCIY13
VDDCAH27
VDDCAH28
FB_VDDCAF28
FB_VDDCIAG28
FB_GNDAH29
POWER
PLL
PCIE
CORE
MEM I/O
I/O
LEVEL
TRANSLATION
ISOLATED
CORE I/O
VOLTAGE
SENESE
5 OF 8
MADISON-PRO-2-GP
VGA1E
POWER
PLL
PCIE
CORE
MEM I/O
I/O
LEVEL
TRANSLATION
ISOLATED
CORE I/O
VOLTAGE
SENESE
5 OF 8
MADISON-PRO-2-GP
VGA1E
12
C8359
SC
1U
6D
3V
2K
X-G
P
DIS
C8359
SC
1U
6D
3V
2K
X-G
P
DIS1
2
C8378
SC
D1
U1
0V
2K
X-5
GP
DIS
C8378
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8356
SC
1U
6D
3V
2K
X-G
P
DIS
C8356
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8345SC1U6D3V2KX-GP
DIS
C8345SC1U6D3V2KX-GP
DIS
12
C8343
SC
1U
6D
3V
2K
X-G
P
DIS
C8343
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8352
SC
1U
6D
3V
2K
X-G
P
DIS
C8352
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8369
SC
1U
6D
3V
2K
X-G
P
DIS
C8369
SC
1U
6D
3V
2K
X-G
P
DIS
1 2L8305 BLM18PG471SN1D-GP
DIS_Mad
L8305 BLM18PG471SN1D-GP
DIS_Mad
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DPCD_CALR DPAB_CALR
DP
EF
_C
AL
R
VSS_MECH1VSS_MECH2VSS_MECH3
DPF_PVDD
DPF_PVSS
DPE_PVDD
DPA_PVDD
DPB_VDD18
+1.0V_RUN_VGA
+1.0V_RUN_VGA
+1.8V_RUN_VGA
DPD_VDD18DPA_VDD18
+1.0V_RUN_VGA
+1.0V_RUN_VGA
+1.8V_RUN_VGA
+1.0V_RUN_VGA
+1.8V_RUN_VGA
+1.0V_RUN_VGA
DPD_VDD18
DPE_VDD18
DPE_VDD10
DPF_VDD18
DPF_VDD10
DPB_VDD18
DPD_VDD18
DPA_VDD18+1.8V_RUN_VGA
DPA_VDD10
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DPPWR/GND(5/5)
A2
84 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DPPWR/GND(5/5)
A2
84 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU_DPPWR/GND(5/5)
A2
84 95Thursday, March 04, 2010
<Core Design>
(1.8V@20mA DPB_PVDD For Madison)
(1.8V@130mA DPA_VDD18)
(1.8V@130mA DPD_VDD18)
DNI for M96/M92
(1.0V@110mA DPA_VDD10 For Madison)
(1.0V@110mA DPB_VDD10 For Madison)
(1.8V@20mA DPA_PVDD For Madison)
LVDS mode
LVDS mode
(1.8V@20mA DPC_PVDD For Madison)(1.0V@120mA DPE_VDD10 For Madison)
(1.8V@200mA DPE_VDD18 For Madison)
(1.0V@110mA DPD_VDD10 For Madison)
For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively
LVDS mode
(1.8V@200mA DPF_VDD18 For Madison)
(1.8V@20mA DPF_PVDD)
For M97/M96, DPF_VDD18 can be shared with DPE_VDD18
LVDS mode
(1.0V@120mA DPF_VDD10 For Madison)
For M97/M96, DPF_VDD10 can be shared with DPE_VDD10
For dual link DVI using DPC AND DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively
For dual link DVI using DPA AND DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively
(1.0V@110mA DPC_VDD10 For Madison)
(1.8V@20mA DPD_PVDD For Madison)
(1.8V@130mA DPB_VDD18)
(1.8V@20mA DPE_PVDD For Madison)
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
120ohm, 0.3A
470ohm, 1A
470ohm, 1A
10/8
10/8
(1.8V@130mA DPC_VDD18)
1204-2
1204-4
(1.8V@200mA DPE_VDD18 For M96)
(1.8V@200mA DPF_VDD18 For M96)
(1.1V@200mA DPA_VDD10 For M96)
(1.1V@200mA DPB_VDD10 For M96)(1.1V@200mA DPD_VDD10 For M96)
(1.1V@200mA DPC_VDD10 For M96)
(1.1V@100mA DPE_VDD10 For M96)
(1.1V@100mA DPF_VDD10 For M96)
(1.8V@20mA DPE_PVDD For M96)
(1.8V@20mA DPD_PVDD For M96)
(1.8V@20mA DPC_PVDD For M96)
(1.8V@20mA DPB_PVDD For M96)
(1.8V@20mA DPA_PVDD For M96)
1 2R8407 0R2J-2-GP
DIS_Park/Mad
R8407 0R2J-2-GP
DIS_Park/Mad1 2
L8406 BLM15BD121SS1D-GP
DISL8406 BLM15BD121SS1D-GP
DIS
1 2
L8401
BLM18PG471SN1D-GP
DIS L8401
BLM18PG471SN1D-GP
DIS
12
R8406150R2F-1-GPDISR8406150R2F-1-GPDIS
12
C8421
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
C8421
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
1 TP8403TPAD14-GP TP8403TPAD14-GP
1 2L8404 BLM15BD121SS1D-GPDISL8404 BLM15BD121SS1D-GPDIS
12
C8426SC4D7U6D3V3KX-GP DIS
C8426SC4D7U6D3V3KX-GP DIS
1 TP8402TPAD14-GP TP8402TPAD14-GP
12
C8401SC4D7U6D3V3KX-GP DIS
C8401SC4D7U6D3V3KX-GP DIS
12
C8413
SC
1U
6D
3V
2K
X-G
P
DISC8413
SC
1U
6D
3V
2K
X-G
P
DIS
1 2L8408 BLM15BD121SS1D-GP
DISL8408 BLM15BD121SS1D-GP
DIS
1 2L8403 BLM15BD121SS1D-GP
DISL8403 BLM15BD121SS1D-GP
DIS
1 2R8402 0R2J-2-GP
DIS_Mad
R8402 0R2J-2-GP
DIS_Mad
12
C8419
SCD1U10V2KX-5GPDIS
C8419
SCD1U10V2KX-5GPDIS
12
C8411
SCD1U10V2KX-5GPDIS_Mad
C8411
SCD1U10V2KX-5GPDIS_Mad
1 TP8401TPAD14-GP TP8401TPAD14-GP
12
C8405SC10U6D3V5KX-1GPDISC8405SC10U6D3V5KX-1GPDIS
1 2L8407 BLM15BD121SS1D-GP
DISL8407 BLM15BD121SS1D-GP
DIS
1 2L8402 BLM15BD121SS1D-GP
DIS_Mad
L8402 BLM15BD121SS1D-GP
DIS_Mad
12
C8424
SC
1U
6D
3V
2K
X-G
P
DISC8424
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8429
SC
D1
U1
0V
2K
X-5
GP
DIS
C8429
SC
D1
U1
0V
2K
X-5
GP
DIS
DPA_PVDDAU28
DPA_PVSSAV27
DPA_VDD10AP31
DPA_VDD10AP32
DPA_VDD18AN24
DPA_VDD18AP24
DPA_VSSRAN27
DPA_VSSRAP27
DPA_VSSRAP28
DPA_VSSRAW24
DPA_VSSRAW26
DPAB_CALRAW28
DPB_PVDDAV29
DPB_PVSSAR28
DPB_VDD10AN33
DPB_VDD10AP33
DPB_VDD18AP25
DPB_VDD18AP26
DPB_VSSRAN29
DPB_VSSRAP29
DPB_VSSRAP30
DPB_VSSRAW30
DPB_VSSRAW32
DPC_PVDDAU18
DPC_PVSSAV17
DPC_VDD10AP13
DPC_VDD10AT13
DPC_VDD18AP20
DPC_VDD18AP21
DPC_VSSRAN17
DPC_VSSRAP16
DPC_VSSRAP17
DPC_VSSRAW14
DPC_VSSRAW16
DPCD_CALRAW18
DPD_PVDDAV19
DPD_PVSSAR18
DPD_VDD10AP14
DPD_VDD10AP15
DPD_VDD18AP22
DPD_VDD18AP23
DPD_VSSRAN19
DPD_VSSRAP18
DPD_VSSRAP19
DPD_VSSRAW20
DPD_VSSRAW22
DPE_PVDDAM37
DPE_PVSSAN38
DPE_VDD10AL33
DPE_VDD10AM33
DPE_VDD18AH34
DPE_VDD18AJ34
DPE_VSSRAN34
DPE_VSSRAP39
DPE_VSSRAR39
DPE_VSSRAU37
DPEF_CALRAM39
DPF_PVDDAL38
DPF_PVSSAM35
DPF_VDD10AK33
DPF_VDD10AK34
DPF_VDD18AF34
DPF_VDD18AG34
DPF_VSSRAF39
DPF_VSSRAH39
DPF_VSSRAK39
DPF_VSSRAL34
DPF_VSSRAM34
DP PLL POWER
DP A/B POWERDP C/D POWER
DP E/F POWER
8 OF 8
MADISON-PRO-2-GP
VGA1H
DIS_GPU
DP PLL POWER
DP A/B POWERDP C/D POWER
DP E/F POWER
8 OF 8
MADISON-PRO-2-GP
VGA1H
DIS_GPU
12
C8430
SC
1U
6D
3V
2K
X-G
P
DIS
C8430
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8422SCD1U10V2KX-5GPDIS_Mad
C8422SCD1U10V2KX-5GPDIS_Mad
12
C8404SC4D7U6D3V3KX-GP DIS
C8404SC4D7U6D3V3KX-GP DIS
12
C8416
SC
4D
7U
6D
3V
3K
X-G
P
DIS
C8416
SC
4D
7U
6D
3V
3K
X-G
P
DIS
1 2
R8401
150R2F-1-GP
DISR8401
150R2F-1-GP
DIS
12
C8414SC4D7U6D3V3KX-GP
DIS C8414SC4D7U6D3V3KX-GP
DIS
12
C8425
SCD1U10V2KX-5GPDIS C8425
SCD1U10V2KX-5GPDIS
12
C8408
SCD1U10V2KX-5GPDIS_Mad
C8408
SCD1U10V2KX-5GPDIS_Mad
12
C8423SC4D7U6D3V3KX-GP DIS
C8423SC4D7U6D3V3KX-GP DIS
12
C8407
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
C8407
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
12
C8406SC4D7U6D3V3KX-GP
DIS_MadC8406SC4D7U6D3V3KX-GP
DIS_Mad
12
C8402
SC
D1
U1
0V
2K
X-5
GP
DISC8402
SC
D1
U1
0V
2K
X-5
GP
DIS
12
C8409SC4D7U6D3V3KX-GP
DYC8409
SC4D7U6D3V3KX-GP
DY
12
C8412
SC
D1
U1
0V
2K
X-5
GP
DISC8412
SC
D1
U1
0V
2K
X-5
GP
DIS
1 2
L8405
BLM18PG471SN1D-GP
DISL8405
BLM18PG471SN1D-GP
DIS
1 2
R8404
150R2F-1-GP
DIS
R8404
150R2F-1-GP
DIS
12
C8415SC4D7U6D3V3KX-GP
DYC8415
SC4D7U6D3V3KX-GP
DY
PCIE_VSSAB39
PCIE_VSSJ31
PCIE_VSSJ34
PCIE_VSSK31
PCIE_VSSK34
PCIE_VSSK39
PCIE_VSSL31
PCIE_VSSL34
PCIE_VSSM34
PCIE_VSSM39
PCIE_VSSN31
PCIE_VSSE39
PCIE_VSSN34
PCIE_VSSP31
PCIE_VSSP34
PCIE_VSSP39
PCIE_VSSR34
PCIE_VSST31
PCIE_VSST34
PCIE_VSST39
PCIE_VSSU31
PCIE_VSSU34
PCIE_VSSF34
PCIE_VSSV34
PCIE_VSSV39
PCIE_VSSW31
PCIE_VSSW34
PCIE_VSSY34
PCIE_VSSY39
PCIE_VSSF39
PCIE_VSSG33
PCIE_VSSG34
PCIE_VSSH31
PCIE_VSSH34
PCIE_VSSH39
VSS_MECHA39
VSS_MECHAW1
VSS_MECHAW39
GNDA3
GNDAA6
GNDF13
GNDF15
GNDF17
GNDF19
GNDF21
GNDF23
GNDF25
GNDF27
GNDF29
GNDF31
GNDAB12
GNDF33
GNDF7
GNDF9
GNDG2
GNDG6
GNDH9
GNDJ2
GNDJ27
GNDJ6
GNDJ8
GNDAB15
GNDK14
GNDK7
GNDL11
GNDL17
GNDL2
GNDL22
GNDL24
GNDL6
GNDM17
GNDM22
GNDAB17
GNDM24
GNDN16
GNDN18
GNDN2
GNDN21
GNDN23
GNDN26
GNDN6
GNDR15
GNDR17
GNDAB20
GNDR2
GNDR20
GNDR22
GNDR24
GNDR27
GNDR6
GNDT11
GNDT13
GNDT16
GNDT18
GNDAB22
GNDT21
GNDT23
GNDT26
GNDU15
GNDU17
GNDU2
GNDU20
GNDU22
GNDU24
GNDU27
GNDAB24
GNDU6
GNDV11
GNDV16
GNDV18
GNDV21
GNDV23
GNDV26
GNDW2
GNDW6
GNDY15
GNDAB27
GNDY17
GNDY20
GNDY22
GNDY24
GNDY27
GNDAC11
GNDAC13
GNDA37
GNDAC16
GNDAC18
GNDAC2
GNDAC21
GNDAC23
GNDAC26
GNDAC28
GNDAC6
GNDAD15
GNDAD17
GNDAA16
GNDAD20
GNDAD22
GNDAD24
GNDAD27
GNDAD9
GNDAE2
GNDAE6
GNDAF10
GNDAF16
GNDAF18
GNDAA18
GNDAF21
GNDAG17
GNDAG2
GNDAG20
GNDAG22
GNDAG6
GNDAG9
GNDAH21
GNDAJ10
GNDAA2
GNDAJ11
GNDAJ2
GNDAJ28
GNDAJ6
GNDAK11
GNDAK31
GNDAK7
GNDAL11
GNDAL14
GNDAL17
GNDAA21
GNDAL2
GNDAL20
GND/PX_ENAL21
GNDAL23
GNDAL26
GNDAL32
GNDAL6
GNDAL8
GNDAM11
GNDAM31
GNDAA23
GNDAM9
GNDAN11
GNDAN2
GNDAN30
GNDAN6
GNDAN8
GNDAP11
GNDAP7
GNDAP9
GNDAR5
GNDAA26
GNDB11
GNDB13
GNDB15
GNDB17
GNDB19
GNDB21
GNDB23
GNDB25
GNDB27
GNDAA28
GNDB29
GNDB31
GNDB33
GNDB7
GNDB9
GNDC1
GNDC39
GNDE35
GNDE5
GNDF11
GNDU13
GNDV13
GND
6 OF 8
MADISON-PRO-2-GP
VGA1F
DIS_GPU
GND
6 OF 8
MADISON-PRO-2-GP
VGA1F
DIS_GPU
12
C8428
SCD1U10V2KX-5GPDIS C8428
SCD1U10V2KX-5GPDIS
1 2R8405 0R2J-2-GP
DIS_Mad
R8405 0R2J-2-GP
DIS_Mad
12
C8433
SC
1U
6D
3V
2K
X-G
P DISC8433
SC
1U
6D
3V
2K
X-G
P DIS
12
C8427
SC
1U
6D
3V
2K
X-G
PDIS
C8427
SC
1U
6D
3V
2K
X-G
PDIS
12
C8410
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
C8410
SC
1U
6D
3V
2K
X-G
P
DIS_Mad
12
C8434SC
D1
U1
0V
2K
X-5
GP
DISC8434S
CD
1U
10
V2
KX
-5G
P
DIS
12
C8403
SC
1U
6D
3V
2K
X-G
P
DISC8403
SC
1U
6D
3V
2K
X-G
P
DIS
1 2R8408 0R2J-2-GP
DIS_Park/Mad
R8408 0R2J-2-GP
DIS_Park/Mad
12
C8418
SC
1U
6D
3V
2K
X-G
P
DISC8418
SC
1U
6D
3V
2K
X-G
P
DIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VRAM_ZQ1 VRAM_ZQ2
GPU_CLKA0_T
VRAM1_VREFVRAM2_VREF
VRAM1_VREFVRAM1_VREFVRAM2_VREF
VRAM2_VREF
MDA0
MDA6
MDA3 MDA29
MDA16MDA13
MDA30
MDA18
MDA11
MDA31
MDA23MDA10
MDA27
MDA21
MDA14
MDA25
MDA22MDA12
MDA19MDA9
MDA26
MDA15
MDA28
MDA20 MDA8
MDA24
MDA17
MDA1
MDA2MDA4
MDA5
MDA7
+1.5V_RUN +1.5V_RUN
+1.5V_RUN+1.5V_RUN
MAA0(81,86)MAA1(81,86)MAA2(81,86)MAA3(81,86)MAA4(81,86)MAA5(81,86)MAA6(81,86)MAA7(81,86)MAA8(81,86)MAA9(81,86)
MAA10(81,86)MAA11(81,86)MAA12(81,86)MAA13(81,86)
RASA0#(81)CASA0#(81)WEA0#(81)
CSA0#_0 (81)
A_BA0(81,86)A_BA1(81,86)A_BA2(81,86)
CKEA0(81)
CLKA0(81)CLKA0#(81)
MEM_RST (81,86,87,88)
ODTA0 (81)
QSAP_0 (81)QSAN_0 (81)
MDA[0..31] (81)
CASA0#(81)WEA0#(81)
MDA[0..31] (81)
CSA0#_0 (81)MEM_RST (81,86,87,88)
CKEA0(81)
ODTA0 (81)
RASA0#(81)
A_BA0(81,86)A_BA1(81,86)A_BA2(81,86)
MAA0(81,86)MAA1(81,86)MAA2(81,86)MAA3(81,86)MAA4(81,86)MAA5(81,86)MAA6(81,86)MAA7(81,86)MAA8(81,86)MAA9(81,86)
MAA10(81,86)MAA11(81,86)MAA12(81,86)MAA13(81,86)
CLKA0#(81)CLKA0(81)
QSAP_3 (81)QSAN_3 (81)
QSAP_2 (81)QSAN_2 (81)
QSAP_1 (81)QSAN_1 (81)
DQMA3(81)DQMA2(81) DQMA1(81)DQMA0(81)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM1,2 (1/4)
A385 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM1,2 (1/4)
A385 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM1,2 (1/4)
A385 95Thursday, March 04, 2010
<Core Design>
20090902
2009090220090902
1.5V, 350mA 1.5V, 350mA
12
C8519
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8519
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8504
SCD1U16V2ZY-2GPDIS_M96/Mad
C8504
SCD1U16V2ZY-2GPDIS_M96/Mad
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM2
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
VRAM2
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
12
C8502
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8502
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8522
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8522
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8506
SCD1U16V2ZY-2GPDIS_M96/Mad
C8506
SCD1U16V2ZY-2GPDIS_M96/Mad
12
C8516
SC
1U
6D
3V
2K
X-G
P
DY
C8516
SC
1U
6D
3V
2K
X-G
P
DY
1 2R8503 243R2F-2-GPDIS_M96/MadR8503 243R2F-2-GPDIS_M96/Mad
12
R8507
56R2J-4-GPDIS_M96/Mad
R8507
56R2J-4-GPDIS_M96/Mad
12
R850856R2J-4-GP
DIS_M96/Mad
R850856R2J-4-GP
DIS_M96/MadDMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM1
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
VRAM1
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
12
C8508
SC
1U
6D
3V
2K
X-G
P
DY
C8508
SC
1U
6D
3V
2K
X-G
P
DY
12
C8525
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8525
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad1
2
C8510
SC
1U
6D
3V
2K
X-G
PDY
C8510
SC
1U
6D
3V
2K
X-G
PDY
12
C8503
SCD01U50V2KX-1GP
DIS_M96/MadC8503
SCD01U50V2KX-1GP
DIS_M96/Mad
12
C8505
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8505
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8514
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8514
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
R85102K1R2F-GP
DIS_M96/Mad
R85102K1R2F-GP
DIS_M96/Mad
12
R85132K1R2F-GP
DIS_M96/Mad
R85132K1R2F-GP
DIS_M96/Mad
12
C8512
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8512
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8524
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8524
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
R85112K1R2F-GP
DIS_M96/Mad
R85112K1R2F-GP
DIS_M96/Mad
12
R85122K1R2F-GP
DIS_M96/Mad
R85122K1R2F-GP
DIS_M96/Mad
12
C8511
SC
1U
6D
3V
2K
X-G
P
DY
C8511
SC
1U
6D
3V
2K
X-G
P
DY
1 2R8504 243R2F-2-GPDIS_M96/MadR8504 243R2F-2-GPDIS_M96/Mad
12
C8507
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8507
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8513
SC
1U
6D
3V
2K
X-G
P
DY
C8513
SC
1U
6D
3V
2K
X-G
P
DY
12
C8518
SC
1U
6D
3V
2K
X-G
P
DY
C8518
SC
1U
6D
3V
2K
X-G
P
DY
12
C8515
SC
1U
6D
3V
2K
X-G
P
DY
C8515
SC
1U
6D
3V
2K
X-G
P
DY
12
C8517
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8517
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8509
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8509
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8521
SC
10U
6D
3V
5M
X-3
GP
DY
C8521
SC
10U
6D
3V
5M
X-3
GP
DY
12
C8520
SC
1U
6D
3V
2K
X-G
P
DY
C8520
SC
1U
6D
3V
2K
X-G
P
DY
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VRAM_ZQ3 VRAM_ZQ4
MDA44
GPU_CLKA1_T
VRAM3_VREF
VRAM4_VREF
VRAM3_VREF VRAM4_VREFVRAM4_VREF VRAM3_VREF
MDA37
MDA39
MDA35
MDA38MDA33
MDA34MDA32
MDA36
MDA40
MDA47
MDA46
MDA41
MDA45
MDA48
MDA60
MDA49
MDA58
MDA55
MDA57
MDA50
MDA56
MDA53
MDA63
MDA51
MDA62
MDA54
MDA61
MDA52
MDA59
MDA42
MDA43
+1.5V_RUN+1.5V_RUN
+1.5V_RUN
+1.5V_RUN
CASA1#(81)
CLKA1#(81)
WEA1#(81)
MDA[32..63] (81)
CSA1#_0 (81)MEM_RST (81,85,87,88)
CKEA1(81)
CASA1#(81)
ODTA1 (81)
RASA1#(81)
WEA1#(81)
DQMA5(81)
MDA[32..63] (81)
DQMA4(81)
CSA1#_0 (81)
QSAP_5 (81)QSAN_5 (81)
MEM_RST (81,85,87,88)
CKEA1(81)
ODTA1 (81)
CLKA1(81)
RASA1#(81)
QSAP_4 (81)QSAN_4 (81)
MAA3(81,85)MAA2(81,85)MAA1(81,85)
MAA6(81,85)MAA5(81,85)MAA4(81,85)
MAA9(81,85)MAA8(81,85)MAA7(81,85)
MAA12(81,85)MAA11(81,85)MAA10(81,85)
MAA13(81,85)
A_BA2(81,85)A_BA1(81,85)A_BA0(81,85)
MAA0(81,85)
MAA3(81,85)MAA2(81,85)MAA1(81,85)
MAA6(81,85)MAA5(81,85)MAA4(81,85)
MAA9(81,85)MAA8(81,85)MAA7(81,85)
MAA12(81,85)MAA11(81,85)MAA10(81,85)
MAA13(81,85)
A_BA2(81,85)A_BA1(81,85)A_BA0(81,85)
MAA0(81,85)
CLKA1#(81)CLKA1(81)
QSAN_7 (81)
QSAN_6 (81)
QSAP_7 (81)
QSAP_6 (81)
DQMA7(81)DQMA6(81)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM3,4 (2/4)A3
86 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM3,4 (2/4)A3
86 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM3,4 (2/4)A3
86 95Thursday, March 04, 2010
<Core Design>
20090902
20090902
20090902
1.5V, 350mA 1.5V, 350mA
1120-3
12
C8621
SC
1U
6D
3V
2K
X-G
P
DY
C8621
SC
1U
6D
3V
2K
X-G
P
DY
12
C8619
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8619
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8601
SC
D1U
16V
2Z
Y-2
GP
DIS_M96/Mad
C8601
SC
D1U
16V
2Z
Y-2
GP
DIS_M96/Mad1
2
R86062K1R2F-GP
DIS_M96/Mad
R86062K1R2F-GP
DIS_M96/Mad
12
C8605
SCD1U16V2ZY-2GPDIS_M96/Mad
C8605
SCD1U16V2ZY-2GPDIS_M96/Mad
12
C8608
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8608
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8611
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8611
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
R86012K1R2F-GP
DIS_M96/Mad
R86012K1R2F-GP
DIS_M96/Mad
12
C8626
SC
D1U
16V
2Z
Y-2
GP
DIS_M96/Mad
C8626
SC
D1U
16V
2Z
Y-2
GP
DIS_M96/Mad
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM3
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
VRAM3
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
12
C8607
SC
1U
6D
3V
2K
X-G
P
DY
C8607
SC
1U
6D
3V
2K
X-G
P
DY
12
C8612
SC
1U
6D
3V
2K
X-G
P
DY
C8612
SC
1U
6D
3V
2K
X-G
P
DY
12
C8624
SC
1U
6D
3V
2K
X-G
P
DY
C8624
SC
1U
6D
3V
2K
X-G
P
DY
12
C8603
SCD01U50V2KX-1GP
DIS_M96/MadC8603
SCD01U50V2KX-1GP
DIS_M96/Mad
1 2R8603 243R2F-2-GPDIS_M96/MadR8603 243R2F-2-GPDIS_M96/Mad
12
C8610
SC
1U
6D
3V
2K
X-G
P
DY
C8610
SC
1U
6D
3V
2K
X-G
P
DY
12
R86052K1R2F-GP
DIS_M96/Mad
R86052K1R2F-GP
DIS_M96/Mad
1 2R8604 243R2F-2-GPDIS_M96/MadR8604 243R2F-2-GPDIS_M96/Mad
12
C8622
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8622
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8613
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8613
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8623
SC
1U
6D
3V
2K
X-G
P
DY
C8623
SC
1U
6D
3V
2K
X-G
P
DY
12
C8616
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8616
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8625
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8625
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8614
SC
1U
6D
3V
2K
X-G
P
DY
C8614
SC
1U
6D
3V
2K
X-G
P
DY
12
R860856R2J-4-GP
DIS_M96/Mad
R860856R2J-4-GP
DIS_M96/Mad
12
C8615
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8615
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
12
C8617
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8617
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
R86022K1R2F-GP
DIS_M96/Mad
R86022K1R2F-GP
DIS_M96/Mad
12
R860756R2J-4-GP
DIS_M96/Mad
R860756R2J-4-GP
DIS_M96/Mad
12
C8609
SC
1U
6D
3V
2K
X-G
P
DY
C8609
SC
1U
6D
3V
2K
X-G
P
DY
12
C8606
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
C8606
SC
10U
6D
3V
5M
X-3
GP
DIS_M96/Mad
12
C8618
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8618
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM4
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
VRAM4
K4W1G1646E-HC12-GP
DIS_Samsung_M96/Mad
12
C8602
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
C8602
SC
1U
6D
3V
2K
X-G
P
DIS_M96/Mad
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VRAM_ZQ5 VRAM_ZQ6
MDB16
MDB19
GPU_CLKB0_T
VRAM5_VREF VRAM6_VREF
VRAM6_VREFVRAM5_VREF
VRAM5_VREFVRAM6_VREF
MDB0
MDB30
MDB13
MDB8
MDB10
MDB5
MDB25 MDB7MDB29
MDB14
MDB15
MDB3
MDB28
MDB2
MDB26 MDB1
MDB11
MDB24 MDB4
MDB27
MDB9
MDB6
MDB31
MDB12
MDB17
MDB21MDB23
MDB22
MDB20MDB18
+1.5V_RUN+1.5V_RUN
+1.5V_RUN +1.5V_RUN
DQMB2(81)
CASB0#(81)
CLKB0#(81)
WEB0#(81)
MDB[0..31] (81)
CSB0#_0 (81)MEM_RST (81,85,86,88)
CKEB0(81)
CASB0#(81)
ODTB0 (81)
RASB0#(81)
WEB0#(81)
MDB[0..31] (81)
CSB0#_0 (81)MEM_RST (81,85,86,88)
CKEB0(81)
ODTB0 (81)
CLKB0(81)
RASB0#(81)
QSBP_2 (81)QSBN_2 (81)
MAB3(81,88)MAB2(81,88)MAB1(81,88)
MAB6(81,88)MAB5(81,88)MAB4(81,88)
MAB9(81,88)MAB8(81,88)MAB7(81,88)
MAB12(81,88)MAB11(81,88)MAB10(81,88)
MAB13(81,88)
B_BA2(81,88)B_BA1(81,88)B_BA0(81,88)
MAB0(81,88)
MAB3(81,88)MAB2(81,88)MAB1(81,88)
MAB6(81,88)MAB5(81,88)MAB4(81,88)
MAB9(81,88)MAB8(81,88)MAB7(81,88)
MAB12(81,88)MAB11(81,88)MAB10(81,88)
MAB13(81,88)
B_BA2(81,88)B_BA1(81,88)B_BA0(81,88)
MAB0(81,88)
CLKB0#(81)CLKB0(81)
QSBN_3 (81) QSBN_0 (81)QSBP_0 (81)QSBP_3 (81)
QSBP_1 (81)QSBN_1 (81)
DQMB3(81)DQMB1(81)
DQMB0(81)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM5,6 (3/4)A3
87 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM5,6 (3/4)A3
87 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM5,6 (3/4)A3
87 95Thursday, March 04, 2010
<Core Design>
20090902
20090902
20090902
1.5V, 350mA 1.5V, 350mA
12
C8710
SC
1U
6D
3V
2K
X-G
P
DY
C8710
SC
1U
6D
3V
2K
X-G
P
DY
12
C8712
SC
1U
6D
3V
2K
X-G
P
DIS
C8712
SC
1U
6D
3V
2K
X-G
P
DIS
12
R870856R2J-4-GP
DIS
R870856R2J-4-GP
DIS
12
C8722
SC
1U
6D
3V
2K
X-G
P
DIS
C8722
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8702
SC
1U
6D
3V
2K
X-G
P
DIS
C8702
SC
1U
6D
3V
2K
X-G
P
DIS
12
R87052K1R2F-GP
DIS
R87052K1R2F-GP
DIS
1 2R8706 243R2F-2-GPDISR8706 243R2F-2-GPDIS
12
C8719
SC
10U
6D
3V
5M
X-3
GP
DIS
C8719
SC
10U
6D
3V
5M
X-3
GP
DIS
12
C8707
SC
1U
6D
3V
2K
X-G
P
DY
C8707
SC
1U
6D
3V
2K
X-G
P
DY
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM6
K4W1G1646E-HC12-GP
DIS_Samsung
VRAM6
K4W1G1646E-HC12-GP
DIS_Samsung
12
C8708
SC
10U
6D
3V
5M
X-3
GP
DIS
C8708
SC
10U
6D
3V
5M
X-3
GP
DIS
12
C8724
SC
1U
6D
3V
2K
X-G
P
DY
C8724
SC
1U
6D
3V
2K
X-G
P
DY
12
C8701
SCD1U16V2ZY-2GP
DIS
C8701
SCD1U16V2ZY-2GP
DIS
12
C8711
SC
1U
6D
3V
2K
X-G
P
DIS
C8711
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8721
SC
1U
6D
3V
2K
X-G
P
DY
C8721
SC
1U
6D
3V
2K
X-G
P
DY
12
C8720
SC
1U
6D
3V
2K
X-G
P
DIS
C8720
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8725
SC
1U
6D
3V
2K
X-G
P
DY
C8725
SC
1U
6D
3V
2K
X-G
P
DY
12
C8714
SC
1U
6D
3V
2K
X-G
P
DY
C8714
SC
1U
6D
3V
2K
X-G
P
DY
12
C8723
SC
1U
6D
3V
2K
X-G
P
DIS
C8723
SC
1U
6D
3V
2K
X-G
P
DIS
12
R87012K1R2F-GP
DIS
R87012K1R2F-GP
DIS
12
C8715
SC
1U
6D
3V
2K
X-G
P
DY
C8715
SC
1U
6D
3V
2K
X-G
P
DY
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM5
K4W1G1646E-HC12-GP
DIS_Samsung
VRAM5
K4W1G1646E-HC12-GP
DIS_Samsung
12
R87022K1R2F-GP
DIS
R87022K1R2F-GP
DIS
12
C8718
SC
10U
6D
3V
5M
X-3
GP
DIS
C8718
SC
10U
6D
3V
5M
X-3
GP
DIS
1 2R8704 243R2F-2-GPDISR8704 243R2F-2-GPDIS
12
R870756R2J-4-GP
DIS
R870756R2J-4-GP
DIS
12
C8706
SC
10U
6D
3V
5M
X-3
GP
DIS
C8706
SC
10U
6D
3V
5M
X-3
GP
DIS
12
C8709
SC
1U
6D
3V
2K
X-G
P
DY
C8709
SC
1U
6D
3V
2K
X-G
P
DY
12
R87032K1R2F-GP
DIS
R87032K1R2F-GP
DIS
12
C8717
SC
1U
6D
3V
2K
X-G
P
DY
C8717
SC
1U
6D
3V
2K
X-G
P
DY
12
C8703
SCD01U50V2KX-1GP
DISC8703
SCD01U50V2KX-1GP
DIS
12
C8713
SC
1U
6D
3V
2K
X-G
P
DIS
C8713
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8705
SCD1U16V2ZY-2GP
DIS
C8705
SCD1U16V2ZY-2GP
DIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
VRAM_ZQ7 VRAM_ZQ8
MDB58MDB59
GPU_CLKB1_T
VRAM7_VREF VRAM8_VREF
VRAM8_VREFVRAM7_VREF VRAM8_VREF
VRAM7_VREF
MDB33
MDB45
MDB37
MDB44
MDB35
MDB41
MDB36
MDB40
MDB32
MDB43
MDB38
MDB46
MDB39
MDB42
MDB47
MDB34
MDB48
MDB53
MDB49
MDB51
MDB50
MDB55
MDB56
MDB61
MDB57
MDB62
MDB52
MDB54
MDB63
MDB60
+1.5V_RUN+1.5V_RUN
+1.5V_RUN +1.5V_RUN
CASB1#(81)
CLKB1#(81)
WEB1#(81)
DQMB7(81)
MDB[32..63] (81)
DQMB6(81)
CSB1#_0 (81)
QSBP_7 (81)QSBN_7 (81)
MEM_RST (81,85,86,87)
CKEB1(81)
CASB1#(81)
ODTB1 (81)
RASB1#(81)
QSBP_6 (81)QSBN_6 (81)
WEB1#(81)
MDB[32..63] (81)
CSB1#_0 (81)MEM_RST (81,85,86,87)
CKEB1(81)
ODTB1 (81)
CLKB1(81)
RASB1#(81)
MAB3(81,87)MAB2(81,87)MAB1(81,87)
MAB6(81,87)MAB5(81,87)MAB4(81,87)
MAB9(81,87)MAB8(81,87)MAB7(81,87)
MAB12(81,87)MAB11(81,87)MAB10(81,87)
MAB13(81,87)
B_BA2(81,87)B_BA1(81,87)B_BA0(81,87)
MAB0(81,87)
MAB3(81,87)MAB2(81,87)MAB1(81,87)
MAB6(81,87)MAB5(81,87)MAB4(81,87)
MAB9(81,87)MAB8(81,87)MAB7(81,87)
MAB12(81,87)MAB11(81,87)MAB10(81,87)
MAB13(81,87)
B_BA2(81,87)B_BA1(81,87)B_BA0(81,87)
MAB0(81,87)
CLKB1#(81)CLKB1(81)
QSBP_4 (81)QSBN_4 (81)
QSBP_5 (81)QSBN_5 (81)
DQMB5(81)DQMB4(81)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM7,8 (4/4)A3
88 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM7,8 (4/4)A3
88 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
GPU-VRAM7,8 (4/4)A3
88 95Thursday, March 04, 2010
<Core Design>
20090902
20090902 20090902
1.5V, 350mA 1.5V, 350mA
1 2R8804 243R2F-2-GPDISR8804 243R2F-2-GPDIS
12
C8825
SC
1U
6D
3V
2K
X-G
P
DIS
C8825
SC
1U
6D
3V
2K
X-G
P
DIS
12
R88012K1R2F-GP
DIS
R88012K1R2F-GP
DIS
12
C8817
SC
10U
6D
3V
5M
X-3
GP
DIS
C8817
SC
10U
6D
3V
5M
X-3
GP
DIS
12
R880756R2J-4-GP
DIS
R880756R2J-4-GP
DIS DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM7
K4W1G1646E-HC12-GP
DIS_Samsung
VRAM7
K4W1G1646E-HC12-GP
DIS_Samsung
12
R88062K1R2F-GP
DIS
R88062K1R2F-GP
DIS
12
C8811
SC
1U
6D
3V
2K
X-G
P
DY
C8811
SC
1U
6D
3V
2K
X-G
P
DY
12
C8812
SC
1U
6D
3V
2K
X-G
P
DY
C8812
SC
1U
6D
3V
2K
X-G
P
DY
12
R88022K1R2F-GP
DIS
R88022K1R2F-GP
DIS
12
C8813
SC
1U
6D
3V
2K
X-G
P
DY
C8813
SC
1U
6D
3V
2K
X-G
P
DY
1 2R8803 243R2F-2-GPDISR8803 243R2F-2-GPDIS
12
C8807
SC
10U
6D
3V
5M
X-3
GP
DIS
C8807
SC
10U
6D
3V
5M
X-3
GP
DIS
DMUD3
DMLE7
DQSU C7
A7R2
CS# L2
CK#K7
DQSU# B7
CKEK9
A8T8
WE#L3
VREFDQH1
VREFCAM8
VSSQ G9
DQSL F3
VSS A9
DQSL# G3
VSS E1
VSS B3
VSSQ G1
VSSQ F9
VSSQ B9
VSSQ B1
VSS T9
VSS T1
VSS P9
VSS P1
VSS M9VSS M1VSS J8
VSS J2
VSS G8
ODT K1
RAS#J3
A1P7A0N3
A10/APL7
A11R7
A12/BC#N7
A13T3
A2P3
A5P2
A6R8
A9R3
BA1N8BA0M2
BA2M3
VSSQ D1VSSQ D8VSSQ E2VSSQ E8
A3N2
A4P8
ZQL8
VDDB2
VDDD9
VDDG7
VDDK2VDDK8
VDDN1
VDDN9VDDR1
VDDR9
VDDQA1VDDQA8
VDDQC1
VDDQC9
VDDQD2
VDDQE9
VDDQF1
VDDQH2VDDQH9
CKJ7
RESET# T2
CAS#K3
DQL0 E3
DQL1 F7
DQL2 F2
DQL3 F8
DQL4 H3
DQL5 H8
DQL6 G2
DQL7 H7
DQU0 D7
DQU1 C3
DQU2 C8
DQU3 C2
DQU4 A7
DQU5 A2
DQU6 B8
DQU7 A3
NC#J1 J1NC#J9 J9NC#L1 L1NC#L9 L9
NC#M7M7
NC#T7 T7
VRAM8
K4W1G1646E-HC12-GP
DIS_Samsung
VRAM8
K4W1G1646E-HC12-GP
DIS_Samsung
12
C8820
SC
1U
6D
3V
2K
X-G
P
DY
C8820
SC
1U
6D
3V
2K
X-G
P
DY
12
C8821
SC
1U
6D
3V
2K
X-G
P
DIS
C8821
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8824
SC
1U
6D
3V
2K
X-G
P
DY
C8824
SC
1U
6D
3V
2K
X-G
P
DY
12
C8809
SC
1U
6D
3V
2K
X-G
P
DIS
C8809
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8816
SC
1U
6D
3V
2K
X-G
P
DY
C8816
SC
1U
6D
3V
2K
X-G
P
DY
12
C8801
SCD1U16V2ZY-2GP
DIS
C8801
SCD1U16V2ZY-2GP
DIS
12
C8808
SC
1U
6D
3V
2K
X-G
P
DIS
C8808
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8822
SC
1U
6D
3V
2K
X-G
P
DIS
C8822
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8803
SCD01U50V2KX-1GP
DISC8803
SCD01U50V2KX-1GP
DIS
12
C8814
SC
1U
6D
3V
2K
X-G
P
DIS
C8814
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8804
SCD1U16V2ZY-2GP
DIS
C8804
SCD1U16V2ZY-2GP
DIS
12
C8819
SC
1U
6D
3V
2K
X-G
P
DIS
C8819
SC
1U
6D
3V
2K
X-G
P
DIS
12
R88052K1R2F-GP
DIS
R88052K1R2F-GP
DIS
12
C8810
SC
1U
6D
3V
2K
X-G
P
DY
C8810
SC
1U
6D
3V
2K
X-G
P
DY
12
C8802
SC
1U
6D
3V
2K
X-G
P
DIS
C8802
SC
1U
6D
3V
2K
X-G
P
DIS
12
C8823
SC
1U
6D
3V
2K
X-G
P
DY
C8823
SC
1U
6D
3V
2K
X-G
P
DY
12
C8806
SC
10U
6D
3V
5M
X-3
GP
DIS
C8806
SC
10U
6D
3V
5M
X-3
GP
DIS
12
C8818
SC
10U
6D
3V
5M
X-3
GP
DIS
C8818
SC
10U
6D
3V
5M
X-3
GP
DIS
12
R880856R2J-4-GP
DIS
R880856R2J-4-GP
DIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PW
RC
NT
L_0#
+GFX_CORE_VOUT
PW
RC
NT
L_1#
VG
A_C
OR
E_D
IV
+GFX_CORE_BOOT +GFX_CORE_BOOT_C
+GFX_CORE_UGATE
+GFX_CORE_LGATE
+GFX_CORE_TON
+GFX_CORE_PHASE+GFX_CORE_VDD
+GFX_CORE_CS
+GFX_CORE_EN_R
+GFX_CORE_EN_R
+GFX_CORE_VOUT
PWRCNTL_1#PWRCNTL_0#
+GFX_CORE_FB
+GFX_CORE_FB
+PWR_SRC
+5V_ALW
+VGA_CORE
PWRCNTL_0 (82)RUNPWROK(49,51,52,90)
GFX_CORE_EN(37)
PM_SLP_S3#(21,37,41,42,49,52)
PWRCNTL_1 (82)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8208B_+VCC_GFXCOREA3
89 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8208B_+VCC_GFXCOREA3
89 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
RT8208B_+VCC_GFXCOREA3
89 95Thursday, March 04, 2010
<Core Design>
SSID = Video.PWR.RegulatorRT8208AGQW for +VCC_GFX_CORE
I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/[email protected]/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/[email protected]/ 84.00460.037
L
H
H
0.9V
H
PWRCNTL_0 +VCC_GFX_CORE
L
0.95V
PWRCNTL_1
L
H
L 1.1V
1.05V
Vout=0.75V*(R1+R2)/R2
Design Current = 21.94A 24.14A<OCP< 28.53A
Change to RT8208B(Pin to Pin)
5V, 1.25mA
11/9
1117-6
1120-8
0225-3
0114-1
0210-1
L
H
H
0.9V
H
PWRCNTL_0 +VCC_GFX_CORE
L
0.95V
PWRCNTL_1
L
H
L 1.12V
1.05V
M96 Power Table Park Power Table
PR8912=49.9KR
64.49925.6DL
PR8912=49.9KR
64.44225.6DL
12
PTC8902SE
330U
2V
DM
-L-G
P
DIS
PTC8902SE
330U
2V
DM
-L-G
P
DIS
12
PTC8903SE
330U
2V
DM
-L-G
P
DYPTC8903S
E330U
2V
DM
-L-G
P
DY
12345 6 7 8
SSS
D D D D
G
PU8904
SIR
460D
P-T
1-G
E3-G
P
DIS_65MOSSSS
D D D D
G
PU8904
SIR
460D
P-T
1-G
E3-G
P
DIS_65MOS
1 2
PL8901
COIL-D56UH-2-GP
DISPL8901
COIL-D56UH-2-GP
DIS
12
PC8910SC330P50V2KX-3GPDYPC8910SC330P50V2KX-3GPDY
1 2
PC8906
SCD1U25V3KX-GP
DISPC8906
SCD1U25V3KX-GP
DIS
12
PC
8907
SC
D1U
25V
2K
X-G
P
DIS
PC
8907
SC
D1U
25V
2K
X-G
P
DIS
12
PG
8920
GA
P-C
LO
SE
-PW
R-3
-GP
DIS
PG
8920
GA
P-C
LO
SE
-PW
R-3
-GP
DIS
12
PR8902
1R3J-L1-GPDIS
PR8902
1R3J-L1-GPDIS
VOUT 1
VDD2
FB 3PGOOD4
D1 5
D0 6
G0 7
LGATE 8
VDDP9
CS10
PHASE 11UGATE 12
BOOT 13
G1 14
EM/DEM15
TON16
GND17
PU8901
RT8208BGQW-GP
DIS
PU8901
RT8208BGQW-GP
DIS
12345 6 7 8
SSGD D D D
S
PU8902
SI7686DP-T1-GP
DIS_65MOSSSGD D D D
S
PU8902
SI7686DP-T1-GP
DIS_65MOS
1 2PR8905 6K98R2-GP
DISPR8905 6K98R2-GP
DIS
12
PC8908
SC1U10V2KX-1GPDIS
PC8908
SC1U10V2KX-1GPDIS
12 PC
8905
SC
10U
25V
6K
X-1
GP
DIS PC
8905
SC
10U
25V
6K
X-1
GP
DIS
12345 6 7 8
SSS
D D D D
G
PU8903
SIR
460D
P-T
1-G
E3-G
P
DIS_65MOSSSS
D D D D
G
PU8903
SIR
460D
P-T
1-G
E3-G
P
DIS_65MOS
12
PC
8911
SC
D1U
25V
2K
X-G
P
DIS
PC
8911
SC
D1U
25V
2K
X-G
P
DIS
1 2
PR8910
249KR2F-GP
DISPR8910
249KR2F-GP
DIS
1 2PR8921 0R2J-2-GPDYPR8921 0R2J-2-GPDY
12
PR8903
10R2F-L-GPDISPR8903
10R2F-L-GPDIS
12
PR891149K9R2F-L-GP
DIS
PR891149K9R2F-L-GP
DIS
12
PR890810KR2F-2-GP
DIS
PR890810KR2F-2-GP
DIS
12 PC
8918
SC
D1U
10V
2K
X-5
GP
PC
8918
SC
D1U
10V
2K
X-5
GP
12 PC
8914
SC
10U
25V
6K
X-1
GP
DIS PC
8914
SC
10U
25V
6K
X-1
GP
DIS
12
PR89062D2R5F-2-GP
DY PR89062D2R5F-2-GP
DY
12
PC
8917
SC
10P
50V
2JN
-4G
P
DY
PC
8917
SC
10P
50V
2JN
-4G
P
DY
12 PC
8903
SC
10U
25V
6K
X-1
GP
DIS PC
8903
SC
10U
25V
6K
X-1
GP
DIS
12
PR891249K9R2F-L-GP
DIS_PowerPlay
PR891249K9R2F-L-GP
DIS_PowerPlay
12
PC
8913
SC
10P
50V
2JN
-4G
P
DY
PC
8913
SC
10P
50V
2JN
-4G
P
DY
12
PTC8901SE
330U
2V
DM
-L-G
P
DIS
PTC8901SE
330U
2V
DM
-L-G
P
DIS
12
PC
8915
SC
D1U
10V
2K
X-4
GP
DIS
PC
8915
SC
D1U
10V
2K
X-4
GP
DIS
1 2PR8920 10KR2J-3-GPDISPR8920 10KR2J-3-GPDIS
12
PC8912SCD1U10V2KX-4GP
DIS
PC8912SCD1U10V2KX-4GP
DIS
12
PR8909150KR2F-L-GPDISPR8909150KR2F-L-GPDIS
12PC
8904
SC
1U
10V
2K
X-1
GP
DIS
PC
8904
SC
1U
10V
2K
X-1
GP
DIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
1.0V_RUN_VGA_EN_C
1.0V_RUN_VGA_EN
1.0V_DIS
1.0
V_D
IS_G
AT
E
5930_1.0VRUN_FB
3.3V_RUN_VGA_1
3.3V_ALW_1
1.8V_VGA_RUN_EN
1.8
V_D
IS_G
AT
E
1.8V_VGA_RUN_EN_C
5912_1.8
V_D
ELA
Y_F
B
1.8V_DIS
+1.5V_SUS
+1.0V_RUN_VGA
+3.3V_ALW
+5V_ALW
+1.0V_RUN_VGA
+3.3V_RUN
+3.3V_RUN_VGA
+1.8V_RUN_VGA_P +1.8V_RUN_VGA
+5V_RUN +1.8V_RUN_VGA_VIN
+1.8V_RUN_VGA_P
+3.3V_RUN +1.8V_RUN_VGA_VIN
+1.8V_RUN_VGA
+5V_ALW
1.0V_RUN_VGA_EN(37)
RUNPWROK(49,51,52,89)
3.3V_RUN_VGA_EN(37)
1.8V_VGA_RUN_EN(37,52)
RUNPWROK(49,51,52,89)
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
DISCRETE VGA POWER
A3
90 95Tuesday, March 09, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
DISCRETE VGA POWER
A3
90 95Tuesday, March 09, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
DISCRETE VGA POWER
A3
90 95Tuesday, March 09, 2010
<Core Design>Vout=0.8V*(R1+R2)/R2
+1.0V_RUN_VGADesign Current: 1.51A
APL5930KAI for +1.0V_RUN_VGA
SO-8-P
+3.3V_RUN_VGA
Id: 2ARds: 0.15ohm
Will be Change to +1.0V_RUN_VGA
Vout=0.8V*(R1+R2)/R2
SO-8-P
Vo=0.8*(1+(R1/R2))
Design Current =1.13A
APL5930 for +1.8V_RUN_VGA
5V, 1.5mA
5V, 1.5mA
1208-1
12
PC9009
SC
10U
6D
3V
5M
X-3
GP
DIS
PC9009
SC
10U
6D
3V
5M
X-3
GP
DIS
G
DS
Q9001
SI2301CDS-T1-GE3-GPDIS_M96
Q9001
SI2301CDS-T1-GE3-GPDIS_M96
12
PC9008
SC1U10V2KX-1GPDIS
PC9008
SC1U10V2KX-1GPDIS
12
PR900613K3R2F-L1-GPDISPR900613K3R2F-L1-GPDIS
12
PC9006
SC
22U
6D
3V
5M
X-2
GP
DISPC9006
SC
22U
6D
3V
5M
X-2
GP
DIS
12
PC9011
SC
4700P
50V
2K
X-1
GP
DY
PC9011
SC
4700P
50V
2K
X-1
GP
DY
12
PG9001
GAP-CLOSE-PWR
DISPG9001
GAP-CLOSE-PWR
DIS
1 2
PR90020R0402-PADPR90020R0402-PAD
1 2 3456
PQ9002
2N7002EDW-GP
84.27002.F3F
DIS PQ9002
2N7002EDW-GP
84.27002.F3F
DIS
12
PC9001
SC
4700P
50V
2K
X-1
GP
DYPC9001
SC
4700P
50V
2K
X-1
GP
DY
12
R9007
100KR2J-1-GPDISR9007
100KR2J-1-GPDIS
12
PC9013
SC
10U
6D
3V
3M
X-G
P
DISPC9013
SC
10U
6D
3V
3M
X-G
P
DIS
GN
D1
FB 2
VOUT#3 3
VOUT#4 4
VIN#5 5
VC
NT
L6
POK7
EN8
VIN#9 9
PU9002
APL5930KAI-TRG-GP
DIS
PU9002
APL5930KAI-TRG-GP
DIS
12
PR9003
16K
5R
2F
-2-G
P
DIS
PR9003
16K
5R
2F
-2-G
P
DIS
1 2 3456
PQ9001
2N7002EDW-GP
84.27002.F3FDIS
PQ9001
2N7002EDW-GP
84.27002.F3FDIS
1 2R9010 10R2J-2-GP
DIS
R9010 10R2J-2-GP
DIS
12
PR9011
32K4R2F-1-GPDIS
PR9011
32K4R2F-1-GPDIS
1 2 3456
Q9002
2N7002EDW-GP
84.27002.F3FDIS_M96
Q9002
2N7002EDW-GP
84.27002.F3FDIS_M96
12
PC9012
SC
D01U
16V
2K
X-3
GP
DISPC9012
SC
D01U
16V
2K
X-3
GP
DIS
12
PG9004
GAP-CLOSE-PWR
DISPG9004
GAP-CLOSE-PWR
DIS
12
PC9003
SC
10U
6D
3V
5M
X-3
GP
DIS
PC9003
SC
10U
6D
3V
5M
X-3
GP
DIS
1 2
PG9002
GAP-CLOSE-PWR
DISPG9002
GAP-CLOSE-PWR
DIS
12
PC9005
SC
68P
50V
2JN
-1G
P
DIS
PC9005
SC
68P
50V
2JN
-1G
P
DIS
12
PC9014
SC
10U
6D
3V
3M
X-G
P
DY
PC9014
SC
10U
6D
3V
3M
X-G
P
DY
1 2R9001 0R2J-2-GP
DIS_Park/MadR9001 0R2J-2-GP
DIS_Park/Mad
1 2
PR90070R0402-PADPR90070R0402-PAD
12
PC9007
SC
22U
6D
3V
5M
X-2
GP
DYPC9007
SC
22U
6D
3V
5M
X-2
GP
DY
12
PC9010
SC
10U
6D
3V
5M
X-3
GP
DYPC9010
SC
10U
6D
3V
5M
X-3
GP
DY
12
R9004100R2J-2-GPDIS_M96R9004100R2J-2-GPDIS_M96
12
PR9009
12K
R2F
-L-G
P
DIS
PR9009
12K
R2F
-L-G
P
DIS
1 2
PG9003
GAP-CLOSE-PWR
DISPG9003
GAP-CLOSE-PWR
DIS
12
R9002100KR2J-1-GP
DIS_M96R9002100KR2J-1-GP
DIS_M96
GN
D1
FB 2
VOUT#3 3
VOUT#4 4
VIN#5 5
VC
NT
L6
POK7
EN8
VIN#9 9
PU9001
APL5930KAI-TRG-GP
DIS
PU9001
APL5930KAI-TRG-GP
DIS
12
PC9002
SC1U10V2KX-1GPDIS
PC9002
SC1U10V2KX-1GPDIS
1 2R9005 10R2J-2-GP
DIS
R9005 10R2J-2-GP
DIS
12
PC9004
SC
10U
6D
3V
5M
X-3
GP
DYPC9004
SC
10U
6D
3V
5M
X-3
GP
DY
12
R9006
100KR2J-1-GPDISR9006
100KR2J-1-GPDIS
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
POWER SEQUENCE
A3
91 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
POWER SEQUENCE
A3
91 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
POWER SEQUENCE
A3
91 95Thursday, March 04, 2010
<Core Design>
LDT_PG(CPU_LDT_PWRGD)
+3.3V_RTC_LDO
+PWR_SRC
VBAT(+RTC_CELL)
S0_ROM_STRAPS
+VCC_CORE, +VDDNB
IMVP_PWRGD
NB_PWRGD
SB_PWRGD
KBC_ROM_STRAPS
S5_ENABLE
+3.3V_ALW
+5V_ALW
S5_ROM_STRAPS
WAKE#(PCIE_WAKE#)
RSMRST#(KBC_RSMRST#)
PWR_BTN#(PM_PWRBTN#)
PM_SLP_S3#/PM_SLP_S5#
+1.5V_SUS
+0.75V_DDR_VTT
POWER SEQUENCE
+3.3V_RUN, +5V_RUN
+1.8V_RUN
+VGA_CORE
+2.5V_RUN
1.5V_RUN_EN, 1.0V_RUN_VGA_EN
+1.5V_RUN, +1.0V_RUN_VGA
1.8V_VGA_RUN_EN
+1.8V_RUN_VGA
RUNPWROK
+CPU_VDDR
IMVP_VR_ON
+1.1V_RUN
VDDC_PWRGD
3.3V_RUN_VGA_EN
+3.3V_RUN_VGA
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
92 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
92 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
92 95Thursday, March 04, 2010
<Core Design>
Change notes - Page 1
PAGE OWNERDATEVERSON Issue DescriptionModify ListITEM
1 10 Add C1002 10uF, C1007, EC1001 0.1uF, C1008 10pF. Insure signal quality. EE
2 13 Change R1314 to 4.7K. Meet CRB. EE
3 51 Swap PU5101 pin3, pin4. Correct input voltage level. EE
4 82 Add R8210 0R.
Set a voltage divider to 1.8V level swing.
EE
11/6X01
1 30 Change C3014 to 2.2uF. Reduce package size. EE
Change C6903 to 0.1uF.2 69 Reduce package size.
3 49 Add PR4916 100KR.
EE
To prevent leakage in S3 status. EE
18,191 MERequest by ME.Change DIMM socket Part Number.
372 EETo detect leakage current.Add R3754 100KR.
1 10 EEModify R1028 pull-up to +1.5V_RUN. Solve leakage in S3 status.
1 20 EEChange C2011 to 18pF, C2012 to 15pF. Set accurate clock frequency.
2 37 EEAdd C3717 10pF. Stable singal level.
3 Delete RN5711, RN5705. EE57 Redundant parts.
4 13 EEDelete R1331, R1332, R1308.
5 77 EMCAdd Pi-filter. Cure EMI.
1 20 SourcerChange X2001 P/N. Request by Sourcer.
2 7 EEChange R713 to 47R. Fine tune damping.
3 82 EEAdd R8211 80.6R, R8220 150R.
Reserve GPU clock input source.
4 21 EEAdd R2133 1KR. For UMA VRAM vendor selection.
1 22 EEDelete RN2203 pin 4, pin 5 connection. Solve S5 leakage.
11/9
11/10
11/11
11/12
Redundant parts.
11/13
11/16
2 51 Change PR5105 pull-up to +3.3V_RUN. Prevent leakage. EE
3 21 Add C2103, C2104 0.1uF. For signal stability. EE
4 37 Add C3718 0.1uF. EE
5 41 Add C4101, C4102 0.1uF. EE
6 49 Add PC4923 0.1uF. EE
7 66 Add C6601, C6602 0.1uF. EE
8 77 Add RN7713 150R. Move impedance matching resistor from CRT/B to M/B. EMC
9 78 Change CARDBD1 pin 2 link to PLTRST#_LAN_WAN. Change card reader chip to RTS5159 to solve EMI. EMC
1 30 Add R3014, R3017, R3020 0R to link AGND and GND. Issue for pop noise when system boot. EE
2 42,48,50 Merge 1.1V power solution on main board. Save components. EE, Power
3 77 Modify CRTBD1 pin define. Relief EMI. EMC
4 79 Add some decoupled capacitors. Request by EMC. EMC
5 37 Change R3737 to 33R, stuff C3715 10pF.
6 62,89 Sutff EC6203 22pF, PC8911, PC8907 0.1uF. EMC
7 45,46,47 Stuff EC4502 0.1uF, PC4605, PC4609, PC4738 0.1uF.
For signal stability.
For signal stability.
For signal stability.
For signal stability.
11/17
Request by EMC. EMC
Request by EMC.
Request by EMC. EMC
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
93 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
93 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
93 95Thursday, March 04, 2010
<Core Design>
Change notes - Page 2
PAGE OWNERDATEVERSON Issue DescriptionModify ListITEM
8 9 Delete R904. Remove redundant layout trace. EE
1 81 Swap R8105, C8103 location. Meet CRB. EE
2 79 Add some decoupled capacitor. By RF team request. RF
3 49 Change PR4903 to 620KR. Power
11/17X01
1 All Synchronize with DJ schematic. Schematic standardlize. EE
Change P/N for PU4802, PU4803, PU4804, PU4805.2 48 Rquest by Power team
3 All Review all capacitors tolerance.
Power
Total review for deratig. EE
214 EEReserve to fine tune signal quality.Add RN2105 0R.
215 EAFine tuned value for signal.Change RN2101 to 4.7KR.
6 37 EAAdd RN3705, R3755 0R. To isolate layout trace to DB1 connector.
7 49 EAChange PC4908 to 2.2uF. Changed by EA report.
1 54 EEModify R5408 connection. To synchronize with DJ.
2 Add D7701. EE57 To prevent leakage from RGB monitor.
3 86 EAAdd C8626 0.1uF.
4 37 EEAdd R3756 10KR, C3720 0.1uF. Synchronize with DJ.
5 37 EEDelete RN3705, R3755. For more layout space.
6 13 EEDelete TP1303, TP1304.
7 49 EEDelete PR4905.
Change to common part.
8 89 EEAdd PC8918 0.1uF. Stable signal quality.
1 46,49 PowerChange PU4601, PU4901 Power components. Request by Power team.
11/19
11/20
By EA report.
11/24
1 46,47,49,89 Change power components. Request by Power team. Power
1 10 Change C1008 to 10pF. Fine tuned signal slew rate to meet specification. EE
2 30 Change R3007 to 2.2KR. EE
1 81 Set BOM mark R8104, R8106, R8107, R8110, R8111, R8112. EE
2 82,84 Add R8407, R8408 0R. EE
3 80 Add R8016 10KR. EE
4 83,84 Set BOM mark. EE
5 83 Add L8306, L8307, C8397, R8301, R8302, R8303. EE
1 37 Change R3756, C3720 connection. Correct soft-start for EC power. EE
1 90 Set BOM mark. EE
1 15 Delete RN1501, Add G1501~G1504. Synchronize with DJ and supply sufficient power rail. EE
2 62 Add R6207 100KR. Insure SPI Write-Protect pin signal level. EE
3 66 Change C6602 net name.
4 81 Add R8122 1KR, RN8101 4.7KR. EE
5 82 Swap CLK_VGA_27M_NSS and CLK_VGA_27M_SS connection.
By FAE suggestion.
Implement co-layout Madison and M96.
12/05
Correct signal name. EE
Meet M96 schematic check list.
Solve external RGB display tremble issue. EE
11/18
For more layout space.
For more layout space.
11/25
11/29
X02 12/04
Implement co-layout Madison and M96.
Implement co-layout Madison and M96.
Implement co-layout Madison and M96.
Implement co-layout Madison and M96.
12/08 Implement co-layout Madison and M96.
12/15
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
94 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
94 95Thursday, March 04, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry AMD Discrete/UMA A00
Change notes
A3
94 95Thursday, March 04, 2010
<Core Design>
Change notes - Page 3
PAGE OWNERDATEVERSON Issue DescriptionModify ListITEM
1 66 Change R6605 to 0R. Assure power button level set to low. EE
2 37,76 Add net "8103_GPO". Implement LAN DSM hardware function. EE
1 37 Add U3703. To solve SPI WP signal malfunction on EC. EE
12/16X02
12/17
0108
12/18 1 82 Add R8222 1MR. Assure crystal resonant clock stable. EE
2 81 Set VRAM reset circuit. Follow M96 reset circuit and reseve BOM option. EE
12/25 1 18 Change TC1801 to 330uF, 2V tolerance. Implement common part for 1.5V power rail. EE
2 46 Change PR4603 to 127KR. Set 5V current limitation. Power
3 46 Empty PR4618 and stuff PR4619. Set Ultra-sonic mode to keep +15V_ALW voltage level. Power
4 10 Set RN1006 PU to +1.5V_SUS. Follow AMD check list and cure +1.5V_RUN leakage. EE
5 62 Change R6206 to 1KR. According to Safety request, verified OK. Safety
6 51 Change PR5102 1KR, PR5106 8.2KR, PR5107 5.62KR. Set VDDR low voltage level to 0.9V. EE
1 10,37 Add Q1005, R1039, R1040. Request by AMD to set CPU into HTC mode in DOS. EE12/29
2 47 Change PR4720 93.1KR, PR4721 24KR. Set power OCP value. Power
1 ALL Change some resistors as short-pad or resistor array. Save component counts. EE12/31
2 ALL Change some capacitors with smaller value or empty. Save component counts. EE
1 1501/04 Change R1507,R1508,R1509,R1510,R1511 to bead. Filter power noise. EMC
101/05 7 Combine R707,R721 as RN711. For more layout space. EE
2 81 Delete TP8101,TP8102. Remove useless test point for more layout space. EE
3 7,80 Delete R716,R8020, combine R8009,R8010 as RN8001. Redundant part. EE
4 37,39,41 R3747,R4104 short pad, delete R3722,R3904. Redundant part. EE
5 46 Change PR4620 as short pad. Redundant part. EE
6 51 Change PQ5101 with ESD protector. Change to common part. Power
7 54 Empty R5405 and Stuff R5408. Avoid LCD white panel. EE
8 62 Change R6205 to 0R. Already have one 1KR ahead. EE
01/06 1 50 Add PR5004 10KR and empty PR5002. Avoid +1.1V_ALW leakage in South Bridge. EE
2 13 Change R1342 to size 0603. Synchronous schematic w/DJ. EE
3 79 Add R7921 and R7922. Reserved RF team solution. RF
01/07 1 7 Add RN712,C722,C723 Reserve for SMBus signal quality tuning. EE
2 60 Change EC6007,EC6008 to 0.01uF. According FAE Request. IDT FAE
3 39 Add Q3904. According thermal team request. Thermal
4 21,18 Change location RN2105 to RN1801, add C1823,C1824. For SMBus signal quality fine tune. EE
5 39,82,83 Remove C3912,TP8301,TP8302,TP8213. Remove dummy part for more layout space. EE
6 76 Reserve C7601, C7602. Fine tune USB signal quality. EE
01/08 1 79 Reserve EC7925,EC7926,EC7927. Reserve by EMC team. EMC
2 77 Change RN7711 to 0R, L7701,L7702,L7703 to bead 22R. According EMC measurement result. EMC
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Change notes
A3
95 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Change notes
A3
95 95Monday, March 08, 2010
<Core Design>
Title
Size Document Number Rev
Date: Sheet of
Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,Taipei Hsien 221, Taiwan, R.O.C.
Berry A00
Change notes
A3
95 95Monday, March 08, 2010
<Core Design>
Change notes - Page 4
PAGE OWNERDATEVERSON Issue DescriptionModify ListITEM
3 18,19 Add C1825,C1922. Reduce V_REF ripple by EA team result. EE01/08X02
0308-1
4 37 Reserve C3721,C3722. Prevent signal cross talk. EE
5 ALL Change capacitors value and add C3723. Ensure signal quality. EE
1 68 Change KB1 P/N. According ME request. ME
2 66 Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R. Decrease LED brightness. EE
01/11
1 37 Add C3724, R3757. To set accurate current detection in EC. EE01/12
2 10 Add R1041 0R. Add 0R for level shift off. EE
1 21,37 Add C3725, C2105. EE01/13 Reserve for singal quality.
Request by Power Team.1 Power Modify power team componets.01/14 Power
2 7 Fine tuned damping resistor value.Change RN712 to 22R. EE
A00 02/08 1 66 Add for future LED brightness balance.Reserve R6609, R6610 1KR. EE
2 68 Add keyboard back light circuit, remove R5403. Add for keyboard with back light module. EE
3 69 Change HALLSW1 footprint for co-layout. Change for co-layout different kind of HALLSW1. EE
4 77 Add AFTP7701, AFTP7702, AFTP7703. Add AFTP test point for factory test. EE
02/10 1 Power Update Obsolete parts. Update obsolete parts due to policy. Power
2 79 Change HBT1 part number. Change HBT1 part number to match ME EMN file. ME
3 47 Add PTC4710. Add to solve board accoustic issue. EE
02/22 1 54 Remove co-layout pad. As factory requst. EE
2 42 Add C4217, C4401, C4402. Ensure signal quality. EE
3 48 Delete Power Gap. Request by Power Team. Power
02/23 1 ALL Change to short pad. Change most of 0-ohm resistors to short pad. EE
02/24 1 7,68,79 Reserve C724, C725, C6806, C6807, EC7928-EC7932. As EMC team request. EMC
02/25 1 13 Add TP1309. As factory requset to add. Factory
2 7,68 Rename EMC capacitor to EC704,EC705,EC6801,EC6802. Meet schematic standardization. EE
3 49,89 Change PR4913 to 3.9R, PR8905 to 6.98KR. PR4913 for snubber, PR8905 for OCP. Power
4 21 Change R2133 to 0R. Set GPIO input level from 0.5V to 0V. EE
5 79 Remove EC7928. Layout space limitation. EE
02/26 1 39,42 Empty R3906 and Change R4202 from 0R to 1KR. It is for solving T8 shutdown issue. EE
03/03 1 60 Change SPK1 part number. Request by ME. ME
03/05 1 20,24,37 Empty R2029,R2404,R3751. Saving unused components. EE
03/08 1 48 Stuff PU4803 and empty PU4804. Place the H/S and L/S MOS at the same surface. Power