1

1

Digital Circuits II

Introduction to Altera DE0 Development and

Education Board: FPGA Device - Cyclone III

EP3C16F484C6

References: www.terasic.com

1) Alter DE0 Board User Manual

Spring 2015

Paul I-Hai Lin, Professor

Dept. of Computer, Electrical and Information Technology

Indiana University-Purdue University Fort Wayne

Prof. Paul Lin

2

Outline

An Overview of Altera DE0 Board

Diagrams and Components of DE0 Board

The Altera Cyclone III EPC16F484C6 FPGA• Logic Array Blocks and Logic Elements

Major Components and Interfaces Circuits of the DE0 Board

Connection and Powering-Up the DE0 Board

Setup Control Panel for Controlling Major Components of the DE0 Board

Trouble Shooting of Connection Problems

Testing the DO0 Board using Control Panel

Prof. Paul Lin

2

3

The Altera DE0 Development and Education Board

The DE0 Package• The DEO Board

• USB Cable for FPGA programming and control

• DE0 System CD

Altera’s Quartus II Web edition and Nios II Embedded Design Suite Evaluation Edition software

The DE0 documentation and supporting material

7.5V DC wall-mount power supply

Prof. Paul Lin

4

The Altera DE0 Development and Education Board

Prof. Paul Lin

3

5

The Altera DE0 Development and Education Board

(Layout and Components)

Prof. Paul Lin

6

The Altera DE0 Development and Education Board

(Placement Diagram and Main Parts)

Altera Cyclone III EPC16F484C6

Altera Serial Configuration device

USB Blaster for programming and user API control

8 Mbytes SDRAM (single data rate Synchronous Dynamic RAM), support 16-bit data bus

4 Mbytes Flash memory (NOR memory); 8-bit/16-bit mode

SD Card socket

3 pushbutton switches

10 toggle (slide) switches

10 green user LEDs

50 MHz oscillator for clock generator

VGA DAC (4-bit resistor network) with VGA-out connector

RS-232 transceiver

PS/2 mouse/keyboard connector

Two 40-pin Expansion Headers

Prof. Paul Lin

4

7

The Altera DE0 Development and Education Board

(Block Diagram)

Prof. Paul Lin

8

The Altera DE0 Development and Education Board

(Placement Diagram and Main Parts)

Prof. Paul Lin

5

9

The Altera Cyclone III EPC16F484C6 FPGA

Cyclone III FPGA Family Overview, http://www.altera.com/devices/fpga/cyclone3/overview/cy3-overview.html

Altera Cyclone III Device Handbook Vol I, http://www.altera.com/literature/hb/cyc3/cyclone3_handbook.pdf , 348 pages

Altera Cyclone III EPC16F484C6

• 15408 LEs (Logic Elements)

• 56 M9k Embedded memory blocks/504 k total RAM bits

• 56 embedded multipliers

• 4 PLLs (Phase-Locked Loop), http://www.altera.com/support/devices/pll_clock/basics/pll-basics.html

• 346 user I/O pins

• FineLine BGA 484-pin package

Prof. Paul Lin

10

The Altera Cyclone III EPC16F484C6 FPGA

The Logic Array Block (LAB) consists of 16 LEs and a LAB-wide control block.

Altera Cyclone III EPC16F484C6 -15408 LEs (Logic Elements)

The Logic Element• An LE is the smallest unit of logic in the Cyclone III device

family architecture.

• Each LE has 4-inputs, a 4-input look-up table (LUT), a register, and output logic

Prof. Paul Lin

6

11

The Altera Cyclone III EPC16F484C6 FPGA – Logic

Element

Altera Cyclone III Device Handbook Vol I, http://www.altera.com/literature/hb/cyc3/cyclone3_handbook.pdf , page 28

Prof. Paul Lin

12

The Altera DE0 Development and Education Board (Top Level Diagram)

Prof. Paul Lin

7

13

The Altera DE0 Development and Education Board

(SDRAM 4M x 16-bit/8M Byte)

Prof. Paul Lin

14

The Altera DE0 Development and Education Board

(Flash 4M Byte)

Prof. Paul Lin

8

15

The Altera DE0 Development and Education Board

(7-Segment Displays)

Prof. Paul Lin

16

The Altera DE0 Development and Education Board

(Pushbutton Interface)

Prof. Paul Lin

9

17

The Altera DE0 Development and Education Board

(LED Interface)

Prof. Paul Lin

18

The Altera DE0 Development and Education Board

(Layout and Components)

Prof. Paul Lin

10

19

Power-up the DE0 Board (page 11 of the DEO user manual)

Connect the provided USB cable to the host computer (Windows XP and up)

Connect the 7.5 V adaptor to the DE0 board

Turn the RUN/PROG switch to the RUN position; the PROG position is used only for the AS Mode programming

Turn the power on by pressing the On/Off switch (red push button) on the DE0 board

You should observe• All user LEDs are flashing

• All 7-segment displays are cycling through the numbers 0 to F

Prof. Paul Lin

20

The DE0 Board – Control Panel Setup

Copy the Control_Panel folder from DE0 CD to your computer

• In my case: D:/146-DigitalCktII/DE0/Control_panel

• Rick click DE0_ControlPanel.exe application

• If you encounter the “cannot connect to DE0 board problem” Open “Device Manager” from Microsoft Windows OS’ Control

Panel

Select usbblaster driver, click it for update driver

You then navigate to Altera Quartus install directory: (In my case) C: \altera\91\quartus\drivers\usb-blaster

Click the update driver to install the new driver

Run the DE0_ControlPanel.exe application again, you will see the dialog screen of the program, as shown in next slide

Prof. Paul Lin

11

21

The DE0 Board – Control Panel Screen

Prof. Paul Lin

22

The DE0 Board – Control Panel Setup

Prof. Paul Lin

12

23

The DE0 Board – Control Panel Screen

You click on “Light All’ button, to see “All green LEDs” on the DE0 board are on

Click “Unlight All” to turn them off

Prof. Paul Lin

24

The DE0 Board – Control Panel Screen

You then chose the “7-SEG” tab on the top of the window

Click the numbers on the Control Panel to change the 7-segment displays; for example:

Prof. Paul Lin

13

Summary & Conclusion

Prof. Paul Lin 25