+ All Categories
Home > Documents > DVG - 5000N

DVG - 5000N

Date post: 30-Nov-2015
Category:
Upload: danieltorni
View: 70 times
Download: 6 times
Share this document with a friend
48
DVD PLAYER DVG-5000N
Transcript
Page 1: DVG - 5000N

DVD PLAYER

DVG-5000N

Page 2: DVG - 5000N

CONTENTS 1. PRECAUTIONS------------------------------------------------------------------------------------------------------------------------1

1-1 SAFETY PRECAUTIONS-------------------------------------------------------------------------------------------------------------1 1-2 SERVICING PRECAUTIONS ---------------------------------------------------------------------------------------------------------2

1-2-1 General Serving Precautions------------------------------------------------------------------------------------------------2 1-2-2 Insulation Checking Procedure---------------------------------------------------------------------------------------------3

1-3 ESD PRECAUTIONS ----------------------------------------------------------------------------------------------------------------3 2. REFERENCE INFORMATION ------------------------------------------------------------------------------------------------------4

2-1 COMPONENT DESCRIPTIONS ------------------------------------------------------------------------------------------------------4 2-1-1 DVD ATAPI Loader ---------------------------------------------------------------------------------------------------------4 2-1-2 NTSC/PAL Digital Video Encoder (AV3168) ----------------------------------------------------------------------------6 2-1-3 DVD Processor Chip (Swan-2TM ES4318)------------------------------------------------------------------------------ 10 2-1-4 8-Pin, 24-Bit, 96kHz Stereo D/A CONVERTER (CS4338)---------------------------------------------------------- 14 2-1-5 Serial EEPROM, 2K (256 x 8) (AT24C02/01) ------------------------------------------------------------------------- 15 2-1-6 4-Megabit (512 x 8) FLASH RAM (MX29F040) --------------------------------------------------------------------- 16 2-1-7 512K X 16 Bit X 2 Banks Synchronous DRAM (A43L0616) ------------------------------------------------------- 17

3. PRODUCT SPECIFICATIONS ---------------------------------------------------------------------------------------------------- 21 4. OPERATING INSTRUCTIONS --------------------------------------------------------------------------------------------------- 22

4-1 BASIC CONNECTIONS ------------------------------------------------------------------------------------------------------------ 22 4-2 SELECTING VIDEO MODE ------------------------------------------------------------------------------------------------------ 22 4-3 SELECTING THE DESIRED DVD MENU ITEM----------------------------------------------------------------------------------- 23 4-4 SELECTING THE DESIRED MP3 FOLDER---------------------------------------------------------------------------------------- 23 4-5 SELECTING THE DESIRED MP3 TITLE ------------------------------------------------------------------------------------------ 23 4-6 SEARCHING ----------------------------------------------------------------------------------------------------------------------- 23 4-7 RESUME PLAY -------------------------------------------------------------------------------------------------------------------- 23 4-10 SELECTING SUBTITLE LANGUAGE -------------------------------------------------------------------------------------------- 24 4-11 SELECTING ANGLE-------------------------------------------------------------------------------------------------------------- 24

5. DISASSEMBLY AND REASSEMBLY------------------------------------------------------------------------------------------- 25 6. TROUBLESHOOTING ------------------------------------------------------------------------------------------------------------- 26 7. ELECTRICAL PART LIST --------------------------------------------------------------------------------------------------------- 27 8. BLOCK DIAGRAM ----------------------------------------------------------------------------------------------------------------- 34 9. CIRCUIT DIAGRAMS-------------------------------------------------------------------------------------------------------------- 35 10. WIRING DIAGRAM--------------------------------------------------------------------------------------------------------------- 46

Page 3: DVG - 5000N

1. Precautions

1-1 Safety Precautions

1) Before returning an instrument to the customer, always make a safety check of the entire instrument, including, but not limited to, the following items: (1) Be sure that no built-in protective devices are defective

or have been defeated during servicing. (1) Protective shields are provided to protect both the technician and the customer. Correctly replace all missing protective shields, including any remove for servicing convenience. (2) When reinstalling the chassis and/or other assembly in the cabinet, be sure to put back in place all protective devices, including, but not limited to, nonmetallic control knobs, insulating fish papers, adjustment and compartment covers/shields, and isolation resistor/capacitor networks. Do not operate this instrument or permit it to be operated without all protective devices correctly installed and functioning.

(2) Be sure that there are no cabinet opening through which adults or children might be able to insert their fingers and contact a hazardous voltage. Such openings include, but are not limited to, excessively wide cabinet ventilation slots, and an improperly fitted and/or incorrectly secured cabinet back cover.

(3) Leakage Current Hot Check-With the instrument

completely reassembled, plug the AC line cord directly into a 120V AC outlet. (Do not use an isolation transformer during this test.) Use a leakage current tester or a metering system that complies with American National Standards institute (ANSI) C101.1 Leakage.

Current for Appliances and underwriters Laboratories (UL) 1270 (40.7). With the instrument’s AC switch first in the ON position and then in the OFF position, measure from a known earth ground (metal water pipe, conduit, etc.) to all exposed metal parts of the instrument (antennas, handle brackets, metal cabinets, screwheads, metallic overlays, control shafts, etc.), especially and exposed metal parts that offer an electrical return path to the chassis. Any current measured must not exceed 0.5mA. Reverse the instrument power cord plug in the outlet and repeat the test.

AC Leakage Test

Any measurements not within the limits specified herein indicate a potential shock hazard that must be eliminated before returning the instrument to the customer.

(4) Insulation Resistance Test Cold Check-(1) Unplug the

power supply cord and connect a jumper wore between the two prongs of the plug. (2) Turn on the power switch of the instrument. (3) Measure the resistance with an ohmmeter between the jumpered AC plug and all exposed metallic cabinet parts on the instrument, such as screwheads, antenna, control shafts, handle brackets, etc. When an exposed metallic part has a return path to the chassis, the reading should be between 1 and 5.2 megohm. When there is no return path to the chassis, the reading must be infinite. If the reading is not within the limits specified, there is the possibility of a shock hazard, and the instrument must be re-pared and rechecked before it is returned to the customer.

Insulation Resistance Test

2) Read and comply with all caution and safety related

1

Page 4: DVG - 5000N

notes non or inside the cabinet, or on the chassis. 3) Design Alteration Warning-Do not alter of add to the

mechanical or electrical design of this instrument. Design alterations and additions, including but not limited to, circuit modifications and the addition of items such as auxiliary audio output connections, might alter the safety characteristics of this instrument and create a hazard to the user. Any design alterations or additions will make you, the service, responsible for personal injury or property damage resulting there from.

4) Observe original lead dress. Take extra care to assure

correct lead dress in the following areas: (1) near sharp edges, (2) near thermally hot parts (be sure that leads and components do not touch thermally hot parts), (3) the AC supply, (4) high voltage, and (5) antenna wiring. Always inspect in all areas for pinched, out-of-place, or frayed wiring. Do not change spacing between a component and the printed-circuit board, Check the AC power cord for damage.

5) Components, parts, and/or wiring that appear to have overheated or that are otherwise damaged should be replaced with components, parts and/or wiring that meet original specifications. Additionally determine the cause of overheating and/or damage and, if necessary, take corrective action to remove and potential safety hazard.

6) Product Safety Notice-Some electrical and mechanical

parts have special safety-related characteristics which are often not evident from visual inspection, nor can the protection they give necessarily be obtained by replacing them with components rated for higher voltage, wattage, etc. Parts that have special safety characteristics are identified by shading, an ( ) or a ( ) on schematics and parts lists. Use of a substitute replacement that does not have the same safety characteristics as the recommended replacement part might created shock, fire and/or other hazards. Product safety is under review continuously and new instructions are issued whenever appropriate.

1-2 Servicing Precautions

CAUTION: Before servicing Instruments covered by this service manual and its supplements, read and follow the Safety Precautions section of this manual. Note: If unforeseen circument create conflict between the following servicing precautions and any of the safety precautions, always follow the safety precautions. Remember; Safety First

1-2-1 General Serving Precautions

(1) a. Always unplug the instrument’s AC power cord from the AC power source before (1) removing or reinstalling any component, circuit board, module or any other instrument assembly. (2) disconnecting any instrument electrical plug or other electrical connection. (3) connecting a test substitute in parallel with an electrolytic capacitor in the instrument.

b. Do not defeat any plug/socket B+ voltage interlocks with which instruments covered by this service manual might be equipped.

c. Do not apply AC power to this instrument and/or any of its electrical assemblies unless all solid-state

device heat sinks are correctly installed. d. Always connect a test instrument’s ground lead to

the instrument chassis ground before connecting the test instrument positive lead. Always remove the test instrument ground lead last.

Note: Refer to the Safety Precautions section ground lead last.

(2) The service precautions are indicated or printed on the cabinet, chassis or components. When servicing, follow the printed or indicated service precautions and service materials.

(3) The components used in the unit have a specified flame resistance and dielectric strength. When replacing components, use components which have the same ratings, by ( ) or by ( ) in the circuit diagram are important for safety or for the characteristics of the unit. Always replace them with the exact replacement components.

(4) An insulation tube or tape is sometimes used and some components are raised above the printed wiring board for safety. The internal wiring is sometimes clamped to prevent contact with heating components. Install such elements as they were.

(5) After servicing, always check that the removed screws,

2

Page 5: DVG - 5000N

components, and wiring have been installed correctly and that the portion around the serviced part has not been damaged and so on. Further, check the insulation between the blades of the attachment plus and accessible conductive parts.

1-2-2 Insulation Checking Procedure

Disconnect the attachment plug from the AC outlet and

turn the power ON. Connect the insulation resistance meter (500V) to the blades of the attachment plug. The insulation resistance between each blade of the attachment plug and accessible conductive parts (see note) should be more than 1 Megohm. Note: Accessible conductive parts include metal panels, input terminals, earphone jacks, etc.

1-3 ESD Precautions

Electrostatically Sensitive Devices (ESD) Some semiconductor (solid static electricity) devices can be damaged easily by static electricity. Such compo9nents commonly are called Electrostatically Sensitive Devices (ESD). Examples of typical ESD devices are integrated circuits and some field-effect transistors and semiconductor chip components. The following techniques of component damage caused by static electricity. (1) immediately before handling any semiconductor

components or semiconductor-equipped assembly, drain off any electrostatic charge on your body by touching a known earth ground. Alternatively, obtain and wear a commercially available discharging wrist strap device, which should be removed for potential shock reasons prior to applying power to the unit under test.

(2) after removing an electrical assembly equipped with

ESD devices, place the assembly on a conductive surface such as aluminum foil, to prevent electrostatic charge buildup or exposure of the assembly.

(3) Use only a grounded-tip soldering iron to solder or

unsolder ESD device. (4) Use only an anti-static solder removal devices. Some

solder removal devices not classified as “anti-static” can generate electrical charges sufficient to damage ESD devices.

(5) Do not use freon-propelled chemicals. These can

generate electrical charges sufficient to damage ESD devices.

(6) Do not remove a replacement ESD device from its protective package until immediately before you are ready to install it. (Most replacement ES devices are packaged with leads electrically shorted together by conductive foam, aluminum foil or comparable conductive materials).

(7) Immediately before removing the protective materials

from the leads of a replacement ES device touch the protective material to the chassis or circuit assembly into which the device will be installed.

CAUTION: Be sure no power is applied to the chassis or circuit, and observe all other safety precautions. (8) Minimize bodily motions when handling unpackaged

replacement ESD devices. (Otherwise harmless motion such as the brushing together of your clothes fabric or the lifting of your foot from a carpeted floor can generate static electricity sufficient to damage an ESD device).

3

Page 6: DVG - 5000N

2. Reference Information

2-1 Component Descriptions

2-1-1 DVD ATAPI Loader D.C. Power Supply

A 4-pin shrouded, keyed male connector is used to provide the D.C.Power.

The pin assignment is described below.

PIN DC VOLTS 1 +12V 2 GND 3 GND 4 +5V

Interface Connector A 39-pin male, unshielded, shrouded, keyed connector are applied. Please refer to Section 7-2-3 regarding its pin definition.

Electrical Characteristics 1. Power 1-1. Voltage +5V DC with ± 5% tolerance. Less than 100mVp-p Ripple Voltage +12V DC with ± 10% tolerance, less than 150mVp-p Ripple Voltage 1-2. Current Continuous Reading

+5V DC 500mA (Average) +12V DC 300mA (Average)

Seeking & Spin up +5V DC 0.8A (Maximum) +12V DC 1.5A (Maximum)

2. Signal Summary

The physical interface consists of single ended TTL compatible receivers.

3. Connector Pin Definition

I/F Signals I/O Pin # I/F Signals I/O Pin # Reset 1 DMARQ 21 GND 2 GND 22 DD7 3 DIOW 23 DD8 4 GND 24 DD6 5 DIOR 25 DD9 6 GND 26 DD5 7 IORDY 27 DD10 8 CSEL 28 DD4 9 DMACK 29 DD11 10 GND 30 DD3 11 INTRQ 31

4

Page 7: DVG - 5000N

I/F Signals I/O Pin # I/F Signals I/O Pin # DD12 12 IOCS16 32 DD2 13 DA1 33 DD13 14 PDIAG 34 DD1 15 DA0 35 DD14 16 DA1 36 DD0 17 CS1FS 37 DD15 18 CS3FS 38 GND 19 DASP 39 NC 20 GND 40

4. Block Diagram

5

Page 8: DVG - 5000N

2-1-2 NTSC/PAL Digital Video Encoder (AV3168)

FEATURES • Fully CCIR 624 performance compliance NTSC and

PAL (B,D,G,H,I,M and N) video encoder. • Composite, S-video, Component Y/Cb/Cr (Sony,

Matsushita, and SMPTE) or RGB output. • Triple 10-bit digital to analog converter. • Accepts 27 Mhz multiplexed 8-bit digital video inputs. • Master or Slave 4-Field NTSC or 8-Field PAL video

timing generation. • CCIR 656 EAV SYNC extraction. • Automatic NTSC or PAL timing detection in slave

mode operation. • Automatic or User Programmable Chroma Filter

Selection. • Macrovision Anti-Tapping Rev 7.01 support in

AV3168 Only. • Closed Caption Support.

• Contrast and Brightness control. Clock Generation • 3 outputs for 27 MHz video clock, 16.934, 18.432 and

36.864 Mhz audio clock, and 40.5, 54.0, 67.5 and 81.0 MHz general purpose clocks.

• Requires a single 27 Mhz crystal. General • CVBS and S-video DAC power down controls. • I2C compatible serial control bus. • Single +5 volt power supply. Application • Digital Video Disk (DVD) • Digital Set-Top Box • PC Video, Multimedia Ordering Information AV3168/69-CL 44-pin PLCC AV3168/69-CQ 44-pin TQFP

DESCRIPTION The AV3168 is a mixed signal CMOS monolithic device. It comprise with a PAL and NTSC Video Encoder, Color Space Converter and Clock Generator, The Clock Generator outputs a video, an audio and a programmable general purpose clock. This IC implemented Macrovision Anti-tapping 7.01, intended for DVD and Settop Box applications. The video encoder converts CCIR 601 8-bit multiplexed digital video into RGB, component YCbCr, encoded NTSC or PAL (BDGHIMN) signals. It contains three 10-bit DACs to support simultaneous S-video and composite video; or component video display. Brightness and Contrast control are also provided.

6

Page 9: DVG - 5000N

The Clock Generator outputs three clocks for video, audio and system to simplify the system configuration and maintain A/V synchronization.

Typical Application Connection

AV3168 Detailed Block Diagram

7

Page 10: DVG - 5000N

PIN DESCRIPTIONS

Pin Name Pin # Type Description

DIGITAL VIDEO INPUT PD<7 -0> 11-16

18-19 I Multiplexed Cb, Y, and Cr digital video input bus.

HSYN 20 I/O In Slave Mode (MSTR pin is low) Horizontal Synch input. In Master Mode (MSTR pin is high) Horizontal Synch output.

VSYN 21 I/O In slave mode (MSTR pin is low) Vertical Sync input. In master mode Vertical Sync output.

VIDEO CONTROL SIGNALS

MSTR 3 I Master Mode; If this pin is high, the chip outputs horizontal and vertical sync signals. Otherwise it receives both horizontal and vertical sync signals.

CPNT 27 I

Select either component or composite video output. 0: Simultaneous Composite and S-Video output. 1: Component video output either RGB or YCbCr determined by the register CR0[5:4].

PDEN 28 1 Pedestal enable pins. When this pin is high 7.5 IRE is added for the NTSC composite analog output.

VIDEO ANALOG OUTPUT, REFERENCE AND COMPENSATION

CVBS 35 O

Analog video output Determined by the state of CPNT pin and CR0[5:4]

CPNT CR0[5] CR0 [4] 0 X X: Composite video output

8

Page 11: DVG - 5000N

Pin Name Pin # Type Description

1 X 0: Cr output in CbCr component mode 1 0 X: : 1 1 1: Blue color output in RGB mode

Y 31 O

Analog video output Determined by the state of CPNT pin and CR0[5:4]

CPNT CR0[5] CR0 [4] 0 X X: S-Video Y output. 1 X 0: Cb output in CbCr component mode 1 0 X: : 1 1 1: R color output in RGB mode

C 33 O

Analog video output Determined by the state of CPNT pin and CR0[5:4]

CPNT CR0[5] CR0 [4] 0 X X: S-Video C output. 1 1 0: Cb output in CbCr component mode 1 0 X: : 1 1 X: Green color output in RGB mode

VREF 40 I/O Voltage reference. It has an internal voltage reference circuit, but may be overridden by an external voltage reference input. A 0.1 uF ceramic capacitor is required between this pin and GND.

IREF 39 I A resistor should be connected between this pin and GND to control the DAC output current. The recommended value is 198 (382) ohm 1% metal film resistor for double (single) end 75 ohm termination.

COMP 38 I Compensation capacitor for the DAC internal reference amplifier. A 0.1 uF ceramic capacitor is required between this pin and VDDA.

BIAS 37 I/O DAC bias voltage. A 0.1 uf ceramic capacitor must be used to de-couple this pin to VDDA.

SERIALCONTRL BUS SCL 24 I Serial bus clock

SDA 23 I/0 Serial bus address and data input and output pin. Open drain output.

CLOCK SIGNALS

GCK 7 O

General Purpose Clock. Clock frequency is determined by the state of GOUT[1:0] when RST pin is low.

0 0 : 40.5 MHz clock output. 0 1: 54.0 MHz clock output. 1 0: 67.5 Mhz clock output. 1 1: 81.0 MHz

GCK 7 O

General Purpose Clock. Clock frequency is determined by the state of GOUT[1:0] when RST pin is low.

0 0 : 40.5 MHz clock output. 0 1: 54.0 MHz clock output. 1 0: 67.5 Mhz clock output. 1 1: 81.0 MHz

CK27 9 O 27 MHz clock output pin.

ACK 25 I/O

384*fs Audio clock output pin. Controlled by CR2[1:0]

0 0: 384 * 44.1 KHz (16.934MHz) clock output. 0 1: 384 * 48.0 KHz (18.432MHz) clock output. 1 0: 384 * 88.2 KHz (33.868MHz) clock output. 1 1. 384 * 96.0 KHz (36.864MHz) clock output.

XIN 2 I 27 Mhz oscillator input XOUT 1 O 27 Mhz oscillator output

MISCELLANEOUS SIGNALS

RST 6 I Active low chip reset input. Chip is in the power down mode when the RST is low.

GOUT1 44 O Dual function pin.

9

Page 12: DVG - 5000N

Pin Name Pin # Type Description

GCK frequency select pin when RST is low.

General purpose output pin when RST is high

GOUT0 43 I Dual function pin. GCK frequency select pin when RST is low. General purpose output pin when RST is high

POWER AND GROUND

VDD 10, 22, 5 +5V Digital power supply

VSS 8, 17,

26, 30, 34, 41, 42, 4

GND Digital ground

VDDA 29, 32,36 +5V Analog video power supply

2-1-3 DVD Processor Chip (Swan-2TM ES4318)

* Features Single-chip DVD video decoder in a 208-pin PQFP package Supports MPEG-1 system and MPEG-2 program streams Programmable multimedia processor architecture Compatible with Audio CD, Video CD, VCD 3.0, and Super Video CD (SVCD) DVD Navigation 1 Built-in content Scrambling System (CSS)

- Audio Built-in Karaoke key-shift function DolbyTM Digital 2-channel down mix audio output for DolbyTM Dolby Pro Logic Linear PCM streams for24 bit / 96KHz Concurrent S/PDIF out and 2-channel audio output Sensaura Dolby Digital Virtual Surround DTS Digital Surround 2-channel down mix stereo output S/PDIF output for encoded AC-3, DTS Digital output or Linear PCM

- Peripheral Glueless interface to DVD loaders (ATAPI or A/V bus I/F) Bi-directional 12C audio interface 8 general-purpose auxiliary ports Single 27MHz clock input

- Smart Technology SmartZoomTM for motion zoom & pan SmartZoomTM for NTSC to PAL conversion and vice versa SmartZoomTM for video error concealment

10

Page 13: DVG - 5000N

* Functional Description

11

Page 14: DVG - 5000N

* Pinout Diagram

12

Page 15: DVG - 5000N

* PIN DESCRIPTON

Name Number I/O Definition

VCC

1, 9, 18, 27, 35, 44, 51, 59, 68, 75, 83, 92, 99, 104, 111,

121, 130, 139, 148, 157, 164, 172, 183, 193, 201

I 3.65 V ± 150 mv.

LA[21:0] 23:19, 16:10, 7:2, 207:204 O Device address output

VSS 8, 17, 26, 34, 43, 52, 60, 67, 76, 84, 91, 98, 103,

112, 120, 129, 138, 147,156,163,171,177,184, 192, 200, 208

I Ground

RESET# 24 I Reset input active low. TDMDX O TDM transmit data

RSEL 25 I

ROM Select RSEL Selection

0 16-bit ROM 1 8-bit ROM

TDMDR 28 I TDM receive data. TDMCLK 29 I TDM clock input. TDMFS 30 I TDM frame synch.

TDMTSC# 31 O TDM output enable, active low. TWS

SEL_PLL1 32 O I

Audio transmit frame sync. Select PLL1.

TSD SEL_PLL0 33 O

I

Audio transmit serial data port. Select PLL0.

SEL_PLL2 SEL_PLL0 Clock Output 0 0 2.5 x DCLK 0 1 3 x DCLK 1 0 3.5 x DCLK 1 1 4 x DCLK

SEL_PLL2 36 Select PLL2. See the table for pin number 33.

MCLK 39 I/O Audio master clock for audio DAC. TBCK 40 I/O Audio transmit bit clock.

SDIF_DOBM 41 O S/PDIF (IEC958) Format Output. RSD 45 I Audio receive serial data. RWS 46 I Audio receive frame synch.

RBCK 47 I Audio receive bit clock. APLLCAP 48 I Analog PLL Capacitor.

XIN 49 I Crystal input. XOUT 50 O Crystal output.

DMA[11:0] 66:61, 58:53 O DRAM address bus. DCAS# 69 O Column address strobe, active low. DOE#

DSCK-EN 70 O I

Output enable, active low. Clock enable, active low.

DWE# 71 O DRAM write enable, active low. DRAS[2.0]# 74:72 O Row address strobe, active low.

DB[15:0] 96:93, 90:85, 82:77 I/O DRAM data bus. DCS[1:0]# 97,100 O SDRAM chip select [1:0], active low.

DQM 101 O Data input/ output mask. DSCK 102 O Clock to SDRAM. DCLK 105 I Clock input (27MHz).

YUV[7.0] 115:113, 110:106 O 8-bit YUV output. PCLK2XSC

N 116 I/O 2X pixel clock.

PCLKQSCN 117 I/O Pixel clock.

VSYNCH# 118 I/O Vertical synch for screen video interface, programmable for rising or falling edge,

active low.

HSYNCH# 119 I/O Horizontal synch for screen video interface, programmable for rising or falling edge,

13

Page 16: DVG - 5000N

Name Number I/O Definition active low.

HD[15:0] 141:140, 137:131, 128:122 O Host data bus HCS1FX# 152 O Host select 1. HCS3FX# 153 O Host select 3. HIOCS16# 151 I Device 16-bit data transfer.

HA[2:0] 158, 155:154 I/O Host address bus. VPP 159 I Peripheral protection voltage.

HWR#/DCI_ ACK# 149 I,I Host write/DCI interface Acknowledge

Signal, active low. HRD#DCI-C

LK 150 I,I Host read/DCI Interface Clock.

HD[15:0] 141:140, 137:131, 128:122 I/O Host data bus. HWRQ# 142 O Host write request. HRDQ# 143 O Host read request. HIRQ 144 I/O Host interrupt.

HRST# 145 O Host reset. HIORDY 146 I Host I/O ready.

HWR# 149 O Host write request. AUX[7:0] 169:165, 162:160 I/O Auxiliary ports.

LOE# 170 O Device output enable, active low. LCS[3:0]# 176:173 O Chip select[3.0], active low. LD[15;0] 197:194, 191:185, 182:178 I/O Device data bus. LWRLL# 198 O Device write enable, active low. LWRHL# 199 O Device write enable, active low.

NC 37, 38, 42, 203:202 No Connect pins. Leave open

2-1-4 8-Pin, 24-Bit, 96kHz Stereo D/A CONVERTER (CS4338)

Features Complete Stereo DAC System: Interpolation, D/A, Output Analog Filtering

♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦

24-Bit Conversion 96 dB Dynamic Range -88 dB THD+N Low Clock Jitter Sensitivity Single +5 V Power Supply Filtered Line Level Outputs On-Chip Digital De-emphasis Popgaurd® Technology Functionally Compatible with CS4330/31/33

Description The CS4334 family members are complete, stereo digital-to-analog output systems including

interpolation, 1-bit D/A conversion and output analog filtering in an 8-pin package. The CS4334/5/6/7/8/9 support all major audio data interface formats, and the individual devices differ only in the supported interface format. The CS4334 family is based on delta-sigma modulation, where the modulator output controls the reference voltage input to an ultra-linear analog low-pass filter. This architecture allows for infinite adjustment of sample rate between 2 kHz and 100 kHz simply by changing the master clock frequency. The CS4334 family contains on-chip digital de-emphasis, operates from a single +5V power supply, and requires minimal support circuitry. These features are ideal for set-top boxes, DVD players, SVCD players, and A/V receivers.

14

Page 17: DVG - 5000N

PIN DESCRIPTIONS

2-1-5 Serial EEPROM, 2K (256 x 8) (AT24C02/01)

* Features Low-Voltage and Standard-Voltage Operation

-5.0 (V CC = 4.5V to 5.5V) -2.7 (V CC = 2.7V to 5.5V) -2.5 (V CC = 2.5V to 5.5V) -1.8 (V CC = 1.8V to 5.5V)

15

Page 18: DVG - 5000N

Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K) 2-Wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bi-directional Data Transfer Protocol 100 kHz (1.8v, 2.5V, 2.7V) and 400 kHz (5V) Compatibility Write Protect Pin for Hardware Data Protection 8-Byte Page (1K, 2K), 16-Byte Page (4K, 8K, 16K) Write Modes Partial Page Writes Are Allowed Self-Timed Write Cycle (10 ms max) High Reliability

- Endurance: 1 Million Write Cycles - Data Retention: 100 Years - ESD Protection: >3000V

Automotive Grade and Extended Temperature Devices Available 8-Pin and 14-Pin JEDEC SOIC, 8-Pin PDIP, 8-Pin MSOP, and 8-Pin TSSOP Packages

* Pin Configurations

* Pin Description

Pin Name Function A0-A2 Address Inputs SDA Serial Data SCL Serial Clock input WP Write Protect NC No Connect

2-1-6 4-Megabit (512 x 8) FLASH RAM (MX29F040)

* Features

Fast Read Access Time – 70 ns Low power CMOS Operation

-100 µA max. Standby -30 µA max. Active at 5 MHz

JEDEC Standard Packages High Reliability CMOS Technology

-2000V ESD Protection -200 mA Latchup Immunity

RapidTM Programming Algorithm – 100 µs/byte (typical) CMOS and TTL Compatible Inputs and Outputs

16

Page 19: DVG - 5000N

Integrated Product Identification Code Commercial and Industrial Temperature Ranges

* Pin Configurations

* Pin Description

Pin Name Function A0 – A18 Addresses O0 – O7 Outputs CE# Chip Enable OE# Output Enable

* Absolute Maximum Ratings

Temperature Under Bias………………………….-55oC to + 125 oC Storage Temperature……………………………...-65 oC to + 150 oC Voltage on Any Pin with Respect to Ground……..-2.0V to + 7.0V Voltage on A9 with Respect to Ground…………...-2.0V to + 14.0V V PP Supply Voltage with Respect to Ground…….-2.0V to + 14.0V

2-1-7 512K X 16 Bit X 2 Banks Synchronous DRAM (A43L0616)

Features

JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Dual banks / Pulse RAS MRS cycle with address key programs

- CAS Latency (2,3) - Burst Length (1,2,4,8 & full page) - Burst Type (Sequential & interleave)

17

Page 20: DVG - 5000N

All inputs are sampled at the positive going edge of the system clock Burst Read Single-bit Write operation DQM for masking Auto & self refresh 64ms refresh period (4K cycle) 50 Pin TSOP (II)

Pin Configuration

18

Page 21: DVG - 5000N

Block Diagram

Pin Descriptions

Symbol Name Description CLk System Clock Active on the positive going edge to sample all inputs CS Chip Select Disables or Enables device operation by masking or enabling

all inputs except CLK, CKE and L(U)DQM Masks system clock to freeze operation from the next clock cycle.

CKE Clock Enable CKE should be enabled at least one clock + tss prior to new command. Disable input buffers for power down in standby.

A0~A10/AP Address Row/Column addresses are multiplexed on the same pins. Row address: RA0 ~ RA10, Column address: CA0 ~ CA7

BA Bank Select Address Selects bank to be activated during row address latch time. Selects band for read/write during column address latch time.

RAS Row address Strobe Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.

CAS Column Address Strobe Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.

WE Write Enable Enables write operation and Row precharge.

19

Page 22: DVG - 5000N

Symbol Name Description L(U)DQM Data Input/Output Mask Makes data output Hi-Z, t SHZ after the clock and masks the output.

Blocks data input when L(U)DQM active. DW0-15 Data Input/Output Data inputs/outputs are multiplexed on the same pins.

VDD/VSS Power Supply/Ground Power Supply: +3.3V±0.3V/Ground VDDQ/VSSQ Data Output

Power/Ground Provide isolated Power/Ground to DQs for improved noise immunity.

NC/RFU No Connection

20

Page 23: DVG - 5000N

3. Product Specifications Playback System

DVD Video Video CD (1.1, 2.0, 3.0) SVCD and CVD CDDA CD-ROM with MP3 data

Television Signal System

NTSC/PAL

Video Performance Video Out 1 Vpp into 75 ohm S-Video Out Y: 1Vpp into 75 ohm

C: 0.286 Vpp into 75 ohm Component Out 0.7 Vpp into 75 ohm D/A Converter 27MHz/10bit

Audio Performance

Frequency Response DVD: fs 48/96KHz, 4Hz~22/44KHz Video CD: fs 44.1KHz, 4Hz~20KHz Audio CD: fs 44.1KHz, 4Hz~20KHz

Output Level Analog: 2Vrms(1KHZ) Digital: 1.15 Vpp

D/A Converter 96KHz/24bit S/N Ratio 90dB

Connections

Coaxial digital out X1 Audio Analog out for 2-channel X1 Composite Video out X1 S-Video out X1

Power Supply

Power Source AC100~240V, 50/60Hz Power Consumption <25 Watt

Set

Dimensions (W X H X D) 430 X 76.5 X 277 (mm) Net Weight 4.0 Kg Gross Weight 4.5 Kg

21

Page 24: DVG - 5000N

4. Operating Instructions

4-1 Basic Connections

* CONNECTED TO A TV

* CONNECTED TO AN ORDINARY AMPLIFIER

4-2 Selecting Video MODE

Press SETUP button and select GENERAL SETUP submenu on SETUP screen. After that, select TV TYPE by pressing DOWN arrow button (▼ ) until desired TV mode is selected. For more information, refer to Page 34-36 on the Instruction Manual.

22

Page 25: DVG - 5000N

4-3 Selecting the desired DVD menu Item

Some DVDs have title menus and chapter menus. Press MENU or TITLE,the screen shows the menu.Then use direction buttons to select the desired item,press PLAY.

4-4 Selecting the desired MP3 folder

Use arrow button to select the folder you want to play. Then by pressing the PLAY button ,you can see the the file lists under the folder. Example:

Press the PLAY button

4-5 Selecting the desired MP3 title

Use arrow button and select an MP3 title using the PLAY button then play will start automatically. When you know the title number, enter the MP3 title number using numeric buttons on the remoter control and press the PLAY button. If you want to play an adjacent MP3 title, press the NEXT button for next title and the PREV button for previous title during playing. To select “005 HAVEYOU” MP3 title in this case, press the DOWN arrow button twice and press the PLAY button.

Example:

1. Press the DOWN arrow button ( ▼ ) 2. Press the DOWN arrow button ( ▼ ) 3. Press the SELECT button

4-6 Searching

When you want to view the disc contents in fast forward or fast reverse, you can do that by pressing FF button ( ) or FR button ( ). When playing DVD,there are five choices for both directions:FAST2X, FAST4X, FAST8X, FAST16X FAST32X.When playing SUPER-VCD or VCD, four choices for both directions:FAST1X, :FAST2X, :FAST3X, :FAST4X. When playing CD.MP3,press to play forward fast and to reverse the disc.

4-7 Resume Play

The unit can memorize the last point where it stops and resume playback from there. While playing CD,MP3,press STOP to stop playing and then press MEMORY to resume playback. However, this function does not work for any programmed playback ;it is removed when the disc is unloaded or the unit is off.

23

Page 26: DVG - 5000N

4-8 Slow Viewing When you want to view the disc contents very slowly in forward or reverse direction, you can do that by pressing the SLOW button. When playing DVD,there are six choices:SF2X, SF4X, SF8X, SR2X, SR4X, SR8X. While playing SUPER-VCD OR VCD,there are three choices: SF1x, SF2x, SF3x.Take DVD for example, to view at slow 2x in reverse direction ,press the slow buttom four times. To resume playing normally ,just press PLAY. 4-9 Selecting Audio Language This function works only with discs on which multiple audio sound track languages are recorded. If the loaded disc supports multiple languages, press SETUP button and select PREFERENCES submenu on SETUP screen. Select AUDIO and then use arrow button ( ▼ ) to choose the audio language you like.

4-10 Selecting Subtitle Language

This function works only with discs on which multiple subtitle languages are recorded. If the loaded disc supports multiple languages, press SETUP button and select PREFERENCES submenu on SETUP screen. Select SUBTITLE and then use arrow button ( ▼ ) to choose the subtitle language you like.

4-11 Selecting Angle

Some discs have images with different screen angles, you may select among them. For example, when you watch a running train, you may select to watch it from the front,the left window or the right window without stopping it. While playing DVD, you can use ANGLE button on the remote controller to choose the angles you like.

24

Page 27: DVG - 5000N

5. Disassembly and Reassembly

25

Page 28: DVG - 5000N

6. Troubleshooting

No power Insert the AC power plug securely into the power outlet.

No picture Make sure that the equipment is connected properly. Make sure that the input setting for TV is Video (AV).

No sound Make sure that the equipment is connected properly. Distorted sound

Make sure that the input settings for the TV and stereo system are correct. No fast forward or fast reverse Some discs may have sections that prohibit fast forward or fast reverse. No proper aspect ratio Select the correct setup for TV aspect ratio that matches your TV set.

No operations can be performed withthe remote controller

Point the remote control unit at the remote control sensor and operate. Check the batteries are installed with the correct polarities.

Remove the obstacles between the remote control unit and remote control sensor.

No button operation Set the POWER button to OFF and then back to ON. Alternatively, turn off the power, disconnect the power plug and then reconnect it.

Audio soundtrack and/or Subtitlelanguage is not the one you selected.

If the audio soundtrack and /or subtitle language does not exist on the disc, the language selected at the initial settings will not be seen.

No Angle change This function is dependent on software availability. Even if a disc has a number of angles recorded, these angles may be recorded for specific scenes only.

26

Page 29: DVG - 5000N

7. Electrical Part List

DVG5000N PRODUCT DESIGN PACKAGE LIST

27

No. Name Counts Blueprint No. Material No. Notes

1 ST-DVG5000N surface subassembly 1 BC-PMGST-DVG5000N

2 FUSS DVD loader 1 JX-JXFUSS

3 bracket of loader 2 WJ-JXZJ910A the height of HPT loader: 18.5mm

4 Two-channel decoding sub- assembly for DAEWOO DVD 1 GV-DJH930 BC-PDJH930-03 with microphone and s-video output

5 GV-DPA868 subassembly 1 GV-DPA868 BC-PDPA86801 10/20/2k

6 motherboard 1 GV-DZ930E2-03 WJ-DZ930E2-03 silver-gray, use electrolyzed iron 7 backboard 1 GV-HB930-02 WJ-HBDVG5000N-02 silk-screen file No.: GV-HBSY5000N-02 8 power supply switch 1 KG-DYKG-01 PS8-4 6A 250V AC 10A 125V AC 9 pyrocondensation conducting tube 1 FL-RSTG-01 Diameter:20mm, length:30mm

10 outer cover 1 GV-WZ3000N WJ-WZ3000N02 with mark of DAEWOO

11 wire of power-supply 1 DY-1M8LYTWKVDE black,two flat-heads, ,with VDE certification

12 PE bag for power-supply wire 1 BZ-JDDYX-01 unit 80*160mm with mark of environment-protecting

13 nylon-ribbon fastening string 5 FJ-FJNLZX

14 black fastening string 1 FJ-FJHZX for power-supply wire

15 magnetic ring 1 CH-281675 outer diameter:28mm inter diameter 16mm height 7.5mm

16 MIC shielding sheet-iron 1 GV-MICPBZ930-01 WJ-MICPBZ930

17 910B CD gate-bar 1 GV-CDM910HPT-01 SJ-CDM910HPT for DAEWOO HPT loader

18 DVD trademark sticker 1 SJ-DVDSBP with background black and character silvery

Page 30: DVG - 5000N

No. Name Counts Blueprint No. Material No. Notes

19 strut for circuit board 8 SJ-XLBJZ-01(new) 2 for decodeing board 6 for power-supply board

20 plastic nut cap 8 SJ-XLBJZ-02(new) decodeing board 2 power-supply board 6

21 970 rubber mat 2 SJ-VCDJJD2MM thickness 2mm diameter 10mm

22 VCD rubber mat 3 SJ-VCDJJD5MM thickness 5mm diameter 50mm

23 remote controller 1 BZ-YKQDVG5000N gray, english

24 battery 2 FJ-DC7#05 7# environment-protecting battery ENGLISH

25 PE bag for remote controller 1 BZ-JDYKQ-03 Unit: 05*80*260mm with environment-protecting mark

26 manual 1 BZ-SMSDVG3000N-01 English

27 PE bag for manual 1 BZ-JDYKQ-03 unit: 05*80*260mm with environment-protecting mark

28 foam 1 GV-PMDVD-03 BZ-PMDVD-03(new) 340*143*65

29 colourbox 1 BZ-CHST-DVG3000

30 pearl cotton 480*580 1 FJ-ZZMD-02 Unit: mm with environment-protecting mark

31 nail BTV3*10 colouful zinc 4 LD-BTPW3*10C 4 for loader

32 with-cap hardened nailBTPW3*8 colorful zinc 8 LD-BTPW3*8C 4 for outer cover 4 for loader

33 round-headed self-fastened hardened nailBTV3*6 colorful zinc

14 LD-BTV3*6C3 for backboard, 4 for outer cover, 2 for side cover, 3 for cover and motherboard, 2 for shielding

34 round-headed self-fastened hardened nailBTV3*16 colorful zinc

8 LD-BTV3*16C power-supply board: 6 decoding board: 2

28

Page 31: DVG - 5000N

No. Name Counts Blueprint No. Material No. Notes

35 plain-headed triangular nail colorful zinc 2 LD-BB3*8C 2 for component and audio output 2 for scart

board

36 acute-headed nail BA3*8 colorful zinc 1 LD-BA3*8C for coaxial output

37 video two-terminator yellow wire 1.5mm 1 DY-XSPLTLHX linear figure,black

38 audio four-terminator red-white 1.5mm 1 DY-XYPSTLHX linear figure,black

39 bar code FJ-TZTXMDVG5000N01 provided by client 40 assembly line number FJ-LSHDVG5000N01 provided by client

41 safety sticker 1 FJ-ACTZ

42 2.54 connector /2.54 connector 40Pgray row-wire 250mm 1 PX-B250B40H from decoding board to loader

43 2.54 connector 4P 130mm 5.0 head colorful wire 1 PX-F130B4C01 from power-supply board to loader

44 2.54 connector/2.54connctor 6P red-white row-wire 260mm 1 PX-B260B6R from power-supply board to decoding board

29

Page 32: DVG - 5000N

The list for cover subassembly design of DVG5000N

No. Name Counts Blueprint No. Material No. Notes 1 trademark 1 GV-SBPDAEWOO WJ-SBPHDYZDAEWOO01 DAEWOO 2 DVG5000N panel 1 GV-MB910 SJ-MB5000N silk-screen file No.:GV-MB5000N

3 DV910B power-supply button 1 SJ-DYN910-02 Black

4 regulation-resistor knob 2 SJ-XN320-03 Black

5 number button 1 SJ-SZN910-03 Black

6 fast forward button 1 SJ-KJN910-03 Black

7 stop button 2 SJ-ZTN910-03 Black

8 left light-transporting canister of 910 1 SJ-DGTY910 9 right light-transporting canister of 910 1 SJ-DGTZ910

10 DV5000N screen lens 1 SJ-XSTJ5000N silk-screen blueprint No.: GV-XSTJDVG5000N

11 the left bracket for 550 panel 1 WJ-MBCZJZ550 12 the right bracket for 550 panel 1 WJ-MBCZJY550

13 subassembly of 910 control pannel 1 BC-PDCB910-02

14 subassembly of 930 earphone board 1 BC-PDMA930

15 aluminium bar 2 WJ-LJT front foot(0.3*5*18)

16 plain-headed triangular nail BB3*8 colorful zinc 17 LD-BB3*8C

control panel:9, bracket for cover: 4, microphone board:1, power-supply switch: 2

17 plain-headed triangular nail BB2*6 colorful zinc 4 LD-BB2*6C for the cover of light

18 ordinary green round-headed LED 1 FG-3MMBFLGL diameter: 3mm round-headed

30

Page 33: DVG - 5000N

The components design list for control panel

No. Name/Specification Counts Position in the paper Material No. Notes

resistor 1 resistor 220E 1/4W 10% 3 R5,R12,R11 DZ-RT220EYS 2 resistor 10K 1/4W 10% 8 R1,R2,R3,R4,R7,R8,R9,R10 DZ-RT10KYS R10 connects IC16311 with the earth 3 resistor 51K 1/4W 10% 1 R6 DZ-RT51KYS

porcelain capacitor 4 porcelain capacitor 104 50V 1 C2 CC-104Y505 diameter: 5mm

electrolyzed capacitor 5 electrolyzed capacitor 47uF 50V 1 C1 CD-47UW505 diameter:5mm 6 electrolyzed capacitor47 uF 16V 1 C3 CD-47UW165 diameter:5mm

Diode 7 diode IN4148 7 D1~D7 EJ-IN4148

IC 8 UPD16311 1 IC1 IC-16311

accessories 9 screen 1 IC2 XS-BJ-732GNK BJ732GNK10 left bracket of screen 1 SJ-XSPZZJ 11 right bracket of screen 1 SJ-XSPYZJ 12 GV-DCB910 control panel 1 GV-DCB910 PCBDCB910 2001.07.0113 touching-softly switch 24 K1~K24 KG-QCKG6*6*5-01 6*6*5 14 remote control receiver 1 REM1 JS-TIRM8310 IRM8310 15 power switch 1 KG-DYKG01 TV-5 KDC-A10-1D 8A/128A AC250V

16 2.54connector 5P without-terminator red-white row-wire 260mm 1 RX-B260W5R from control board to power-supply board

17 2.54 connector 5P red-white row-wire 270mm 1 RX-B270W6R01 from control board to decoding board

31

Page 34: DVG - 5000N

No. Name/Specification Counts Position in the paper Material No. Notes

18 no-terminator 6P 2.0 gray row-wire 240mm 1 PX-W240W6H from control board to LCDIC board

19 3.96connector 2P no-terminator 150 red both-insulated 1 PX-E150W3R01 from switch board to power-supply

board 20 iron thread 8mm 5 J1, J4, J7, J12, J13 FJ-TX8MM diameter: 0.6mm 21 iron thread 10mm 3 J3, J8, J9 FJ-TX10MM diameter: 0.6mm 22 iron thread 14mm 2 J2, J6 FJ-TX12MM diameter: 0.6mm 23 iron thread 16mm 3 J5, J10, J11 FJ-TX14MM diameter: 0.6mm

24 magnetic circle 1 WJ-CH2251386M4 outer diameter 22.5mm inner diameter13.8mm height 6.4mm

The component design list for DV-910 earphone board

No. Name Counts Blueprint No. Material No. Notes

Resistor 1 resistor 10E 1/4W 10% 4 R1,R2,R8,R9 DZ-RT10EYS 2 resistor 1K 1/4W 10% 2 R21,R22 DZ-RT1KYS 3 resistor 4.7K 1/4W 10% 5 R4,R6,R7,R12,R13 DZ-RT4K7YS 4 resistor 5.1K 1/4W 10% 5 R10,R15,R16,R23,R24 DZ-RT5K1YS 5 100K 1/4W 10% 2 R17,R18 DZ-RT100KYS 6 resistor 22K 1/4W 10% 2 R19,R20 DZ-RT33KYS 7 Resistor 47K 1/4W 10% 4 R3,R5,R11,R14 DZ-RT47KYS

porcelain capacitor

8 porcelain capacitor 101 50V 10% 4 C3,C4,C9,C11 CC-101Y505 diaeter:5mm

32

Page 35: DVG - 5000N

No. Name Counts Blueprint No. Material No. Notes

electrolyzed capacitor

9 electrolyzed capacitor 10UF 16V 20% 12 C1,C2,C6,C7,C8,C10,C13,C14,C15,C16,C17,C18 CD-10UW165 diameter:5mm

10 electrolyzed capacitor 100UF 16V 20% 2 C5,C12 CD-101W165 diameter:5mm

IC 11 IC JRC4558 2 IC1,IC2 IC-4558

Triode 12 triode 2SC1815 2 Q1 Q2 MD-2SC1815350-650 β=350~650

accessories

13 inserting hole for microphone silvery side four-foot mode 2 MIC1 MIC2 CZ-HTCK03

14 changeable resistor R1216G11A2-A20K six-foot

mode 2 RW1,RW2 DW-WT1Z20KS01

15 PCB GV-DHB910 1 PCBDHB910 2001.04.28

16 jumper 10mm 3 J1,J2,J3 FJ-TX10MM diameter:0.6mm 17 bracket for microphone board 1 WJMBZJ320

18 round-headed self-fastened hardened nail BTV3*6 colorful zinc

1 LDBBTV3*6C.A1 for fastening bracket of microphone board and PCB board

19 magnetic circle 1 WJ-CH16128 outer diameter:16mm inner diameter : 12mm height:8mm

20 2.54connector with terminator red-white row-wire 4P 270mm 1 XH1 PX-B270W4R from earphone board to decoding

board

33

Page 36: DVG - 5000N

8. Block Diagram

34

Page 37: DVG - 5000N

9. Circuit Diagrams

1. Control Part 2. Ear Part 3. Video Part 4. Clock Part 5. Memory Part 6. Chip 4318 7. D/A Converter Part 8. Atapi Part 9. Audio Part

10. Power Part

35

Page 38: DVG - 5000N

Control Part

1 2 3 4 5 6

A

B

C

D

654321

D

C

B

A

OSC 52

VDD 45

VDD 33

VDD 14

DOUT 5

DIN 6

CLK 8

STB 9

VEE 34

VSS 51

SW1 1

SW2 2

SW3 3

SW4 4

SEG2028

SEG1929

SEG1830

SEG1731

SEG1632

SEG1535

SEG1436

SEG1327

SEG1226

SEG1125

SEG1024

SE G923

SE G822

SE G721

SE G620

SE G519

SE G418

SE G317

SE G216

SE G115

KE

Y4

13

KE

Y3

12

KE

Y2

11

KE

Y1

10

NC

7

LE

D1

50

LE

D2

49

LE

D3

48

LE

D4

47

LE

D5

46

GR

ID8

37

GR

ID7

38

GR

ID6

39

GR

ID5

40

GR

ID4

41

GR

ID3

42

GR

ID2

43

GR

ID1

44

IC1

UPD16311

P1 32P2 31P3 30P4 29P5 28P6 27P7 26P8 25P9 24P10 23P11 22P12 21P13 20P14 19P15 18P16 17G1

4

G2

5G

36

G4

7

G5

8

G6

9G

710

F11 F12

F234 F235

NP3 NP33 NC11 NC12 NC13 NC14 NC15 NC16

IC2GVGD D7

1N4148D61N4148

D51N4148

D41N4148

D31N4148

D2DIODE

D11N4148

K11KEY

K12KEY

K13KEY

K14KEY

K15KEY

K16KEY

K17KEY

K19KEY

K21KEY

K23KEY

K22KEY

K24KEY

K16KEY

K18KEY

K5KEY

K7KEY

K1KEY

K8KEY

K9KEY

K10KEY

K3KEY

R410k

R310k

R210k

R110k

23456

1

CZ16PIN

R910K

R1010K

R610K

R751K

C147U/50V

C247U/16V

234

1

CN302

4PIN

GNDSIGVCC3

RE M

LE D1R5220E

COMPANY

FILE

SHEET:

DESIGN

SHEET OF

DRAWN BY

DATA

GV-DCB910

CHECKED BY APPROVED BY

REV

TITLEGVGA/0

LE D2

R810K

2001.07.01

R12220E

LE D2

R11220E

POWERKEY

K6KEY

K4KEY

K2KEY

NO USE

F1

F2

REMOTE

+5V

+5V

-27V

12REMOTE

+5V

F1F2

GND-27V

+5V

+5V

LL

LL

36

Page 39: DVG - 5000N

Ear Part

1 2 3 4 5 6

A

B

C

D

654321

D

C

B

A

C12.2uF50V

C2

2.2uF50V

C31000P

C41000P

C5

100P

C6100P

C7

4. 7uF/16V

C8

4. 7uF/16V

C9

1uF/50V

C10100P

3

21

84

U1A

UJM4558

5

67

U1B

UJM4558

3

21

84

U2A

UJM4558

5

67

U2B

UJM4558

VR1A

A20K

VR1B

A20K

R1

1K

R2

1K

*R31K

*R41K

R5

33K

R6

33K

R7

10K

R810K

*R91K

R10

51K

R11

15K

R12

47K

R13

1K

R1422K

R1710K

R1812K

C21560P

C224700P C23

3.3uF/16V

12345678 9

10111213141516

U3

ES

560

33

C240.056u C26

3900P

C250.056u

C27560P C30

4700P

R1910K

R2010K

R2115K

R2510K

R24

10K

VR2C20K

R22 5.6K

R234.7K

C284700P

C2922uF/16V

C15220uF/16V

C17100uF/10V

C16270P

C180. 1u

C19

0 . 1u

C20

0. 1u

R16 18K

C11

100P

C12

10uF/16V

C130.47uF/16V

R1515K

C144.7uF/16V

*Q1C1815

Q3C1815

Q21015A

Q4C1815

*R2647K

R2747K

R2810K

R2947K

R30

1. 5K

C3110uF/16V

C3222uF/16V

C33100uF/16V

C34220uF/16V

D15. 6V

R3133E

R3222K

R3322K

C360.1u

C350.1u

1234

JP14P2D54

C OMPANY

FILE

DESIGN

TITLE

SHEET OFDR AWN B Y CHECKED B Y APPR OVED B Y

REVDATESHEET :

GVGA/0

GV-DMA9 30 .SC H±¸

*Rb11K

*Rb21K

2

4873

5

1

MIC2C K-6.35

2

4873

5

1

MIC1C K-6.35

CX1

10uF/16V

1/2VCC

VCC

VCC

+5V

VCC

VCC

VCC

1/2VCC

1/2VCC

1/2VCC

+5V

MIC OUTGND+12V

1/2VCC

37

Page 40: DVG - 5000N

Video Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

Title

Nu m ber Rev isionSize

B

D ate: 2 1- O ct- 2 0 01 S heet of File: C:\W IN D OW S\TEMP \9 30 F 2D V DS CH.D DBD raw n By :

123456789101112

J2

CO N 12

C390 .1 uF

F B1F ERRI TE BEAD

F B5F ERRI TE BEAD

123 4

5

J1S- JA CK

F B7F ERRI TE BEAD

+

C284 7 uF

C210 .1 uF

R61 0

R944 .7 K (OP EN)

C390 .1 uF

Q19 0 14

R1 02 1K

R1 054 .7k

R1 0710 k ( OP EN)

+

C891 0 0 uF

C750 .1 uF

C671 0 pF

+

C734 7 uF

C591 8 0 pF

D8IN4 1 48

D9IN4 1 48

C632 2 pF

C921 8 0 pF

L41 .8 uH

X H12 7.0 0 00 MHz

C531 8 0 pF

C552 2 pF

R9875 (1 %)

R1 061 0 0k

C991 8 0 pF

C56

0 .1 uF

L31 .8 uH

C700 .1 uF

C54

0 .1 uF

R1 2375 (1 %)

C662 2 pF

C581 8 0 pF

C612 2 pF

R922 00

L11 .8 uH

C652 2 pF

D5IN4 1 48

D6IN4 1 48

C680 .1 uF

L24 .7 uH

C600 .1 uF

C621 8 0 pF

D 10IN4 1 48

XO

UT

1X

IN2

MS

TR3

VSS

4V

DD

5R

ST6

G CK7

V SS8

CK 279

V DD10

P D011

P D112

P D213

P D314

P D415

P D516

V SS17

PD

719

PD

618

VS

YN

20

HS

YN

21

VD

D22

SCD

23

SCL

24

ACK

25

VSS

26

CP

NT

27

PD

EN28

VD DA 29V SS 30Y 31

C 33

VD DA 32

V SS 34CV BS 35VD DA 36BIAS 37CO MP 38IREF 39V

REF

40V

SS41

VSS

42G

OU

T043

GO

UT1

44

U9A V 31 6 8/9

D 11IN4 1 48

R1 0475 (1 %)

R1 03 1 K(o p en )

4

5

S W 1CA V6

7

6

S W 1DA V6

8

7

S W 1EA V6

10

9

S W 1FA V6

CVBS/Cr/B

+5V V V CC

TV CC

TV CC

TV CC

TV CC

TV CCV V CC

V V CC

V V CC

V V CC

V CCA

+1 2V

HS Y NCVS Y NC

A U X3

A U X0A U X1

Y U V[ 0 ..7 ]

27 MHz

A U X5

A U X3

GB

R

RO UTLO UT

CB/R

Y/G

CR/B

38

Page 41: DVG - 5000N

Clock Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

R81 3 3 O HM

C38O P EN(15PF)

R68 3 3 O HM

C41O P EN(15PF)

NC1

G ND2

NC3

RES4

V DD5

U 16

V6 3 00

R61 0

R67 2 2 0 O HM

C30O P EN(15PF)

R57 3 3 O HM

R99 3 3 O HM

R52 3 3 O HM

R1 701 0K

R1 693 3 0E

R1 681 0K

C1 451 0U /1 6V

Q5JE9 0 14

D71 N4 1 48

R1 50 0 O HM

R1 51 (OP EN)

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

E2

LF A 30 -2 A1 E47 3 MB

E3

LF A 30 -2 A1 E47 3 MB

E1

LF A 30 -2 A1 E47 3 MB

E5

LF A 30 -2 A1 E47 3 MB

R1 374 .7 K (OP EN)

C24O P EN(15PF)

C22O P EN(15PF)

R59 3 3 O HM

E4

LF A 30 -2 A1 E47 3 MB

R63 3 3 O HM

C251 5 PF

R64 3 3 O HM

E6

LF A 30 -2 A1 E47 3 MB

Package: SOT-23 5LNo need if using CAT24C021

GV-DJB930E2.SCH

930E2解码板 PCB图

B/0

00-11-25

V CC

V CC

V CC

D CLK

MCLK A UD CLK

P CLK 2X

RS T#

A U X3

TBCK

TWS

TS D0

AU X3 -

TBCK-

TWS -

TS D0 -

17 1 7 XI

X IN

2 7M

39

Page 42: DVG - 5000N

Memory Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

R84

1 0 O HM

R41

R42

O P EN(0 OHM)

R78

3 3 O HM

R91

1 0 O HM

R46

R44

O P EN(0 OHM)

C46O P EN(15PF)

R70

3 3 O HM

R71

3 3 O HM

R72

3 3 O HM

R83

3 3 O HM

R69

3 3 O HM

RES ET1 CLK /CE1 2

WE3 A D DR/CE1 4

JP2

ROM EMU LA TOR

TP3

A012

A111

A210

A39

A48

A57

A66

A75

A827

A926

A 1023

A 1125

A 124

A 1328

A 1429

A 153

D0 13

D1 14

D2 15

D3 17

D4 18

D5 19

D6 20

D7 21

A 162

CE22

OE24

A 1831 A 1730

A 191

V CC 32

G ND 16

U4

2 7 C0 4 0 (9 0 ns)

D03

D14

D27

D38

D413

D514

D617

D718

OC1

CLK11

Q0 2

Q1 5

Q2 6

Q3 9

Q4 12

Q5 15

Q6 16

Q7 19

U7

74 F 3 74

R38

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

V CC 1

D Q0 2

D Q1 3

V S SQ 4

D Q2 5

D Q3 6

V CCQ 7

D Q4 8

D Q5 9

V S SQ 10

D Q6 11

D Q7 12

V CCQ 13

D Q ML14

WE15

CAS16

RAS17

CS18

BA /A 1119 A 1020

A021

A122

A223

A324

V CC 25

V SS 26

A427

A528

A629

A730

A831

A932

NC33

CKE34

CLK35

DQ MH36

NC37

V CCQ 38

D Q8 39

D Q9 40

V S SQ 41

D Q 10 42

D Q 11 43

V CCQ 44

D Q 12 45

D Q 13 46

V S SQ 47

D Q 14 48

D Q 15 49

V SS 50

U2

S DRA M 5 1 2K X 16 X 2 ( 9 ns)

R39

O P EN(0 OHM)

A010

A19

A28

A37

A46

A55

A64

A73

A825

A924

A 1021

A 1123

A 122

A 1326

A 141

D0 11

D1 12

D2 13

D3 15

D4 16

D5 17

D6 18

D7 19

WE27

OE22

V CC 28

G ND 14

CE120

U5

O P EN

A010

A19

A28

A37

A46

A55

A64

A73

A825

A924

A 1021

A 1123

A 122

A 1326

A 141

D0 11

D1 12

D2 13

D3 15

D4 16

D5 17

D6 18

D7 19

WE27

OE22

V CC 28

G ND 14

CE120

U6

O P EN

V CC 1

D Q0 2

D Q1 3

V S SQ 4

D Q2 5

D Q3 6

V CCQ 7

D Q4 8

D Q5 9

V S SQ 10

D Q6 11

D Q7 12

V CCQ 13

D Q ML14

WE15

CAS16

RAS17

CS18

BA /A 1119 A 1020

A021

A122

A223

A324

V CC 25

V SS 26

A427

A528

A629

A730

A831

A932

NC33

CKE34

CLK35

DQ MH36

NC37

V CCQ 38

D Q8 39

D Q9 40

V S SQ 41

D Q 10 42

D Q 11 43

V CCQ 44

D Q 12 45

D Q 13 46

V S SQ 47

D Q 14 48

D Q 15 49

V SS 50

U3

S DRA M 5 1 2K X 16 X 2 ( 9 ns)

R82

1 0 O HM

C42O P EN(15PF)

R77

1 0 O HMR90

1 0 O HMR89

1 0 O HMR76

1 0 O HMR88

1 0 O HMR75

1 0 O HMR87

1 0 O HMR74

1 0 O HMR86

1 0 O HMR73

1 0 O HMR85

1 0 O HM

MOST

LEAST

CLOCKS

ADDRESS

CAS

RAS

WE

CSx

DQM

CRITICAL TRACES

(SRAM 32Kx8 -15)

(SRAM 32Kx8 -15)

GV-DJB930E2.SCH

930E2解码板 PCB图

00-11-25

B/0

DB7DB6DB5DB4DB3DB2

DB0DB1

DB8DB9

DB11DB10

DB12DB13

DB15DB14

DMA0

DMA1

DMA2

DMA3

DMA4

DMA5

DMA6

DMA7

DMA8

DMA9

DMA10

DMA11

MA0

MA1

MA2

MA3

MA4

MA5

MA6

MA7

MA8

MA9

MA10

MA11

MA0MA1MA2MA3

MA6

MA4

MA7

MA5

MA11

MA9MA10

MA8

CS1#

RAS0#

CAS#

WE#

DQMX

CS0#

RAS0#

CAS#

WE#

DQMX

DB7DB6DB5DB4DB3DB2

DB0DB1

DB8DB9

DB11DB10

DB12DB13

DB15DB14

MA0MA1MA2MA3

MA6

MA4

MA7

MA5

MA11

MA9MA10

MA8

CS1#

RAS0#

CAS#

WE#

DQMX

CS0#

WRLL#RST#

LD5LD4

LD2

LD0LD1

LD3

LD7LD6

LOE#

LA11

LA8

LA4

LA10

LA3

LA15

LA19LA18

LA0

LA14

LA2

LA21

LA17LA16

LA12

LA1

LA7

LA13

LA9

LA6

LA20

LA5

LA18

WRLL#

LA19

LA18

LA11

LA3

LA6

LA14

LA2

LA5

LA1

LA13

LA8LA7

LA12

LA9

LA4

LA10

LA10

LA8

LA5LA4LA3

LA1

LA11

LA2

LA7

LA14

LA6

LA9

LA13LA12

LD5LD4

LD2

LD0LD1

LD3

LD7LD6

LD9

LD14

LD11

LD8

LD13

LD10

LD15

LD12

WRHL#

SRAM0

SRAM0LA0

LA15

WRLL#

LD12

LD8YSS-CLK

LD13

LD11YSS-CDI

MD

LD9LD10

LD14

WR2

YSS-CS

MCML

LD15AUDRST#

V CC3V CC3V CC3V CC3

V CC

V CC

V CC

DMA[ 0 ..11 ]

D B[0 ..15 ]

D S CK

DCS 1#

D RA S 0#

DCA S#

D W E#

D QM

D S CK

DCS 0#

LA[0 ..21 ]

LO E#

WRLL#

LCS 3#

LD[0 ..7 ]

RS T#

LO E#WRLL#

WRH L#LO E#

LCS 0#

LCS 0#

LD[0 ..7 ]

LD[8 ..15 ]

LCS 2#

YS S -CSY SS -CLKY SS -CDIMCMLMDA U DRS T#

40

Page 43: DVG - 5000N

Chip 4318

1 2 3 4

A

B

C

D

4321

D

C

B

A

VCC

121

HD 0 /DCI[0 ]1 22

HD 1 /DCI[1 ]1 23

HD 2 /DCI[2 ]1 24

HD 3 /DCI[3 ]1 25

HD 4 /DCI[4 ]1 26

HD 5 /DCI[5 ]1 27

HD 6 /DCI[6 ]1 28

VSS

129

D MA0 53

LA42

D MA1 54

VCC

1D MA2 55

LA53

D MA3 56

LA64

D MA4 57

LA75

D MA5 58

LA86

LA97

VSS

8

VCC

9

LA 1010

LA 1111

LA 1212

LA 1313

LA 1414

LA 1515

LA 1616

VSS

17

VCC

18

LA 1719

LA 1820

LA 1921

LA 2022

LA 2123

RES ET24

TD

MD

X/R

SEL

25

VSS

26

VCC

27

TDM

DR

28

TD

MC

LK29

TDM

FS30

TD

MT

SC31

TW S/S EL_ P LL1 32

TS D 0/S EL_ P LL0 33

VSS

34

VCC

35

TS D 1/S EL_ P LL2 36

TS D2 37

TS D3 38

MCLK 39

TBCK 40

S P DIF _D O BM 41

S PD IF _D IBM 42

VSS

43

VCC

44

RSD 45RWS 46RBCK 47

A P LLCAP 48

X IN 49

X O UT 50

VCC

51

VSS

52

VCC

59

VSS

60

D MA6 61

D MA7 62

D MA8 63

D MA9 64

DMA 10 65

DMA 11 66

VSS

67

VCC

68

D CAS 69

DO E/D S CK _ EN 70D WE 71

DRA S0 72

DRA S1 73

DRA S2 74

VCC

75

VSS

76

D B0 77

D B1 78

D B2 79

D B3 80

D B4 81

D B5 82

VCC

83

VSS

84

D B6 85

D B7 86

D B8 87

D B9 88

D B10 89

D B11 90

VSS

91

VCC

92

D B12 93

D B13 94

D B14 95

D B15 96

D CS1 97

VSS

98

VCC

99

D CS0 1 00

D QM 1 01

D S CK 1 02

VSS

103

VCC

104

CLK1 05

Y U V0 1 06

Y U V1 1 07

Y U V2 1 08

Y U V3 1 09

Y U V4 1 10

VCC

111

VSS

112

Y U V5 1 13

Y U V6 1 14

Y U V7 1 15

P CLK 2X S CN 1 16

PCLKQ S CN 1 17

VS S CN 1 18HS S CN 1 19

VSS

120

VCC

130

HD 7 /DCI[7 ]1 31

H D 8/D CI_ F DS1 32

H D91 33

H D 101 34

H D 111 35

H D 121 36

H D 131 37

VSS

138

VCC

139

H D 141 40

H D 151 41

HW RQ/D CI_ REQ1 42 H RDQ1 43

H IRQ/D CI _ ERR1 44

H RST1 45

H IO RDY1 46

VSS

147

VCC

148

H W R/D CI_ CLK1 49 H RD/D CI_ A CK1 50

H IOCS 161 51

H CS 1 FX1 52

H CS 3 FX1 53

H A01 54

H A11 55

VSS

156

VCC

157

H A21 58

VPP

159

A U X0 1 60

A U X1 1 61

A U X2 1 62V

SS1

63

VCC

164

A U X3 1 65

A U X4 1 66

A U X5 1 67

A U X6 1 68

A U X7 1 69

LOE1 70

VSS

171

VCC

172

LCS01 73

LCS11 74

LCS21 75

LCS31 76

VSS

177

LD01 78

LD11 79

LD21 80

LD31 81

LD41 82

VCC

183

VSS

184

LD51 85

LD61 86

LD71 87

LD81 88

LD91 89

LD 101 90

LD 111 91

VSS

192

VCC

193

LD 121 94

LD 131 95

LD 141 96

LD 151 97

LW RLL1 98

LW RHL1 99

VSS

200

VCC

201

NC

202

NC

203

LA02 04

LA12 05

LA22 06

LA32 07

VSS

208

U1ES 4 3 18

R1 67 O P EN

R1 66

0 O HM

C271 5 0 PF

R1 49 0 O HM

C472 2 PF

R95

4 .7K

R1 01 4 .7K

(4.7K)

TP2

R1 311K

R1 321K

TP1

R1 00O P EN

R56

4 .7K

R30

3 3 O HM

123456

JS1

HEA DER 6 (2 .54 m m)

R284 .7K

R50

4 .7K

D C/NC1

RST_ /NC2

W P/RS T_3

V SS4 S DA 5S CL 6RS T/WP 7V CC 8U8

AT2 4C0 1/X 4 04 3 /X4 0 45

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

R1 47 0 O HM

R1 48 0 O HM

SW AN ES4318S/PDIF

+5V

IR

GND

VFD-CLK

VFD-CS

VFD-DATA

VFD

Ins tall R100 for ES4308Install R101 for ES4318/ES4408

I2C ADDR = 0XA0

INSTALL R147,R148,R149,R166,UNINSTALL R167 FOR 24C01

UNINSTALL R147,R148,R149,INSTALL R166,R167 FOR X4043

GV-DJB930E2.SCH

930E2解码板 PCB图

B/0

00-11-25

LCS2#

LA0LA1LA2LA3LA4LA5LA6LA7LA8LA9LA10LA11LA12LA13LA14LA15LA16LA17LA18LA19LA20LA21

LD0LD1LD2LD3LD4LD5LD6LD7

HA0HA1HA2

HD0HD1HD2HD3HD4HD5HD6HD7HD8HD9HD10HD11HD12HD13HD14HD15

TWSTSD0TSD1

YUV0YUV1YUV2YUV3YUV4YUV5

YUV7YUV6

DMA0DMA1DMA2DMA3DMA4DMA5DMA6DMA7

DMA11

DMA9DMA10

DMA8

DB0DB1DB2DB3DB4DB5

DB7DB6

DB8DB9

DB11DB10

DB12DB13

DB15DB14

TDMDX

TWS

TSD0

TSD1

TDMDX

LD8LD9LD10LD11LD12LD13LD14LD15

SPDIF_IN

AUX1AUX0

V CCV CC3

V CC

V CC

V CC

V CC

V CC V CC V CC

D CLK

RS T#

LCS 1#

LCS 3#

WRLL#

LO E#LA[0 ..21 ]

LD[0 ..7 ]

HRS T#H RD#H W R#

H IO RDY

HCS 1#H IOCS 1 6#

HCS 3#H IRQ

H A[0 ..2 ]

H D[0 ..15 ]

MCLK

TBCKTWSTS D0TS D1TS D2

S P DIF

P CLK 2X

HS Y NCVS Y NCY U V[ 0 ..7 ]

DCS 0#DCS 1#D RA S 0#

DCA S#D W E#

D QMD S CKDMA[ 0 ..11 ]

D B[0 ..15 ]

A U X0A U X1A U X2A U X3A U X4

A U X6A U X7

LD[8 ..15 ]

WRH L#

LCS 0#

LCS 2#

X IN

A U X4

A U X7A U X6A U X2

A U X5

RS T#

41

Page 44: DVG - 5000N

D/A Converter Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

C1 36 10 0 UF

C1 370 .1 UF

C1 370 .1 UF

XTI1

X TO20

VD

D3

LRCIN4

D IN5

BCK IN6

DG

ND

2

CLKO 19

MO DE14

ML/MU TE18

MC/D M117

MD/D M016

RS TB15

AG

ND

10

VCC

11

ZERO 7

VO U TL 12D /C-L 13

D /C-R 8VO U TR 9

U 19P CM1 7 17

C1 370 .1 UF

C1 3610 0 UF

C1 72

0 .1 UF

R2 0010

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

SD A TA1

D EM/S CLK2

LRCK3

MCLK4

AO U TR 5

AG

ND

6V

A7

AO U TL 8

U 18 CS 4 3 38

R2 0010

GV-DJB930E2.SCH

930E2解码板 PCB图

B/0

00-11-25

VCCA1

VCCA1 V CCA

VCCA1

VCCA1

VCCA1

MD

ML

TS D O-TWS -

TBCK-

A UD CLK

RS T#

MCZRO

RIN

LIN

42

Page 45: DVG - 5000N

Atapi Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

C1 13

0 .1U

C160 .1U

R244 .7K

R14

3 3 O HM

R12

3 3 O HM

R10

3 3 O HM

R8

3 3 O HM

R5

3 3 O HM

R19

3 3 O HM

R7

3 3 O HM

C190 .1U

R16

3 3 O HM

R18

3 3 O HMR17

3 3 O HMR15

3 3 O HMR13

3 3 O HMR11

3 3 O HMR9

3 3 O HMR3

3 3 O HMR2

3 3 O HM

RES ET1 G ND 2

D73 D8 4

D65 D9 6

D57 D 10 8

D49 D 11 10

D311 D 12 12

D213 D 13 14

D115 D 14 16

D017 D 15 18

G ND19 K EY 20

D RQ21 G ND 22

IOW23 G ND 24

IOR25 G ND 26

IO CH RDY27 BA LE 28

D A CK29 G ND 30

IRQ 1431 IOCS 16 32

A133 RES ERV ED 34

A035 A2 36

CS037 CS1 38

A CTIV ITY39 G ND 40

JS3

HEA DER 2X 2 0 (2 .54 m m)

R1

4 7 O HM

C281 0U /1 6V

C751 0U /1 6V

C1 494 7U /1 6V

C10 .1 UF

C30 .1 UF

C140 .1U

R20

4 7 O HM

R21

4 7 O HM

R22

4 7 O HM

R26

4 7 O HM

R36

4 7 O HM

R37

4 7 O HM

R34

3 3 O HM

R35

3 3 O HM

R25

4 7 O HM

R33

3 3 O HM

F B2F B2

F B3F B3 F B4

F B4

123456

JS4

HEA DER 6 (2 .54 m m)

C260 .1U

C740 .1 UF

C831 0 0U /1 6V C1 03

1 0 0U /1 6VC800 .1 UF

C690 .1 UF

C500 .1 UF

C640 .1 UF

C570 .1 UF

C111 0 UF /1 6V

C121 0 UF /1 6V

C510 .1 UF

C311 0U /1 6V

C1 461 0 0U /1 6V

C370 .1 UF

C341 0U /1 6V

C360 .1 UF

C290 .1 UF

C174 7 UF

C24 7 UF

C1 474 7U /1 6V

C40 .1 UF

R234 .7K

C180 .1 UF

C90 .1 UF

C80 .1 UF

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

C1 0322 0 UF

C200 .1 UF

C100 .1U

GV-DJB930E2.SCH

930E2解码板 PCB图

B/0

00-11-25

HD7

HD0

HD2

HD3

HD4

HD5

HD6

HD1

HD12

HD14

HD10

HD8

HD9

HD11

HD13

HD15

DD1

DD0

DD3

DD2

DD5

DD4

DD7

DD6

DD9

DD8

DD11

DD10

DD13

DD12

DD15

DD14

DRST#

DIOCS16#

DWR#

DRD#

DIORDY

DACS1#

DACS3#

DA0

DA1

DA2

DIRQ

DRST#

DWR#DRD#

DIOCS16#

DACS1# DACS3#DA0DA1

DA2

DIRQ

HA0

HA1

HA2

DD8DD9DD10DD11DD12DD13DD14DD15

DD7DD6DD5DD4DD3DD2DD1DD0

DIORDY

V CC V CC

V CC

V CC3

V CCAV CC3

+1 2V

D 5V

H D[0 ..15 ]

H W R#

H RD#

HRS T#

H IO RDY

H IOCS 1 6#

HCS 1#

HCS 3#

H IRQ

H A[0 ..2 ]

43

Page 46: DVG - 5000N

Audio Part

1 2 3 4

A

B

C

D

4321

D

C

B

A

Q82 SC1 8 15

R2 040E

R2 050E

Q7A1 0 15

R1 631 0 0k

R1 721 0 0k R1 78

2 2K

C1 654 .7U /1 6V

Q2

1 8 15R1 931 0K

R1 861K

R1 82 1 0K

C1 57 3 3 0P

+

-

3

21

84

U ?A

MPO P -14R1 841 0 0K

C1 524 .7U /1 6V

C1 594 .7U /1 6V

R1 813 .9K

R1 795 .6k

C1 612 2P

R1 802 2K

C1 632 7 0 0P

R1 711 0 0k

C1 644 .7U /1 6V

Q3

1 8 15R1 941 0k

1

2

U?

R1 981 0K

R1 971 0K

C1 671 0 0U /1 6V

C1 691 0 0U /1 6V

R1 29 3 3 O HM

1

2

U?

1234 5

678

U?

DS 7 51 7 6 BT

C1 56 3 3 0P

R1 851 0 0K

R1 77 1 0K

C1 622 7 0 0P

C1 602 2P

R1 831K

R1 765 .6k R1 75

3 .9K C1 584 .7U /1 6V

C1 514 .7U /1 6V

R1 733 3E

R1 743 3E

R1 997 5E

+

-

3

21

84

U ?A

MPO P -14

C1 700 .1U /5 0V

R1 892 2K

R1 87

1 0K

R1 88

1 0K

R2 031 0K

R2 021 5K

Q42 SC1 8 15

+ C1 75

1 0U /2 5V

R2 011 5K

COMPANY GVG TITLE

FILE SCALE: REV:

SHEET:

DESIGN DRAWN BY APPROVED BY

DATE

CHECKED BY

SHEET OF

Q9

9 0 14

Q6

9 0 14

R1 623 .3K

R1 613 .3K

R1 961 0E

C1 681 0 0U /2 5V

GV-DJB930E2.SCH

930E2解码板 PCB图

B/0

00-11-25

MUTE

MUTE

ZR0

S/PDIE

MUT

E

光纤

同轴

+1 2 VA

1/2 V CC

+1 2V

1/2 V CC

+1 2 VA

1 2V

1/2 V CC

5V

+1 2 VA

+1 2 VA

+1 2 VA

LO UT

RO UT

S P DIF

MIC

MIC

RIN

LIN

44

Page 47: DVG - 5000N

Power Part

1 2 3 4 5 6

A

B

C

D

654321

D

C

B

A

1 3

2 4

L1

C1

C2C8

47P 1KVD5

UF4007

D6

UF4004

M2 PC817

D7HER302

D8 SR360

C27 222 100V

L3

C12

104 50VM3

TL431

F1T2AL 250V

R16 470E 1/8W

R3

1K 1/8W

R5

1K 1% 1/8W

R4

OpenR2

47 1/4W

RT1 10E 2A

R1

2K2 2W

R10 OR Open

2K 1/8W

R17 10E 1/4W

R7

2K2

R11 OR Open

2K 1/8W

D4

D3D2

D12 UF4004

+5V

C6 3300PF 400V

C7222PF 400V

C4222 400VC3

2 400V

11 22 33 44

CN3

12345678

CN4

123456

CN2

L2

T 1 BYBYQDVD868

X'FMR

TO 12V

AC Input: 100---240Vac

Output Requirements :

Input Frequency: 47HZ--63HZ

S5VS12V

Output Vol. Max. Load(mA)

UC12V9VA5VD5V3.4VSTB

+5V-24V

F-F+

20---120047---1500

312140240400---10005

253140ac140ac

Pt=30W

0.22UF 275V

GV-D PA868GV G

DESIGN

SHEET 1 OF 1

C OMPANY

SHEET: 1 DATE

C HECK B YDRAW N APPR OVED B Y

C9

30P 1KV

C11

10UF16V

Z D3

3V 1/2W

C10

47UF 16V

C17

1000UF10V

C19

470UF 10V

C20

100UF 25V

C141000UF 16V

C2222UF 50V

Z D1

P6KE200

C15

1000UF 16V

C16

1000UF 10V

Q2 2SC4242

D9 UF4004

D10UF4007

C18

1000UF 10V

14

D11 UF4007

24K7 1/8W

R13

12K 1/8W

C24

470UF 10V

Q13852

C25

220UF10V

C21100UF 50V

C23100UF

R15

220- 1/4W

R9 1KR8

1K

VCC 4 TO +12V

GND Pin11

Pin14 Pin13 TO B

Pin12 TO C

R14

10K 1/4W

Z D2

22V 1/2W

C26

22UF 50V

+5V

+S12V

+3. 6V

M4

R6

1.05K 1% 1/8W

C13

68UF 400V

Q4 TIP42

Q3 2SC1815

R18

10K 1/8W

R19

330E 1/4W

R20

4.7K 1/8W

R21

10K 1/8W

Switch Power Supper Schematic

Open Open

R17

2K2 1/4W

A

5.2--5.3V

C

C5 3300PF 400V

C271 04

1 6V 5 0V

56T

5T

12T

6T

5T

14T

26T

Inp ut Output2

1 3

GND

M6 7 8 08

3A100V

short

F OR V FD

FO R LCD

Short

20uH

1 1

2 2

3 3

4 4

C ON1

SW1

文件名称

版本号文件编号

STB

3.4VD5V

DGNDA5V

AGND

12VS12V

D1

F+F-

-24V

GND

22

+5V

L

N

S12V

GNDGND

+5V

S TB

9

6

1

3

1 2

1N40051N4005

1N40051N4005

18,15

16

17

+8V

GND

D pin3

S pin2

C pin1

Pin1Pin2

Pin3 TO B

12

13

10

R1

Pin7

Pin6

Pin5 TO B

M5 7812

B

+12V

11

M1 T OP223 M4

M4

+5V

STB

7812 output 8V TO LCD

L

43

AABB

AA BB

! ! !

!

!

!

!

!!

!

!

!

!

!

!

!

45

Page 48: DVG - 5000N

10. Wiring Diagram

DVG-5000N WIRING DIAGRAM

46


Recommended