+ All Categories
Home > Documents > Fetch-Execute cycle. Memory Read operation Read from memory.

Fetch-Execute cycle. Memory Read operation Read from memory.

Date post: 29-Mar-2015
Category:

Documents
Upload: jesus-shackleton
View: 219 times
Download: 0 times
Download Report this document
Share this document with a friend
Popular Tags:
memory slide
main memory
mdr control unit alu
memory address register
memory data register
memory location
cycle slide
program counter pc
14
Fetch-Execute cycle
Transcript
Page 1: Fetch-Execute cycle. Memory Read operation Read from memory.

Fetch-Execute cycle

Page 2: Fetch-Execute cycle. Memory Read operation Read from memory.

Memory Read operation

Read from memory

Page 3: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The Program Counter (PC) holds the address of the next instruction

Page 4: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The contents of the PC are copied to the Memory Address Register (MAR)

10110111

Page 5: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

Memory address to be accessed is placed onto the address bus

10110111

Page 6: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The control bus sends a read signal

>>read>>

Page 7: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The contents of the memory location are passed along the data bus to the Memory Data Register (MDR)

01010111

Page 8: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The PC is incremented ready for the next instruction

2

Page 9: Fetch-Execute cycle. Memory Read operation Read from memory.

Memory Write operation

Write to memory

Page 10: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

Data is placed onto the data bus

1110011

Page 11: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

Memory address to be written to is placed onto the address bus

11110010

Page 12: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

A ‘write’ signal is sent along the control bus

>>write>>

Page 13: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

The data is transferred to the destination in memory

10111110

Page 14: Fetch-Execute cycle. Memory Read operation Read from memory.

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

The PC is incremented

3


Recommended
Memory interfacing 2 - جامعة نزوى · IO/M Memory Read Memory Write IO Read ... interface memory chips with 8085 and this ... I/O or Peripheral mapped I/O

Memory interfacing 2 - جامعة نزوى · IO/M Memory Read Memory Write IO Read ... interface memory chips with 8085 and this ... I/O or Peripheral mapped I/O

Documents

1 Semiconductor Memories. 2 Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM FLASH.

1 Semiconductor Memories. 2 Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory EPROM E 2 PROM FLASH.

Documents

th Semester Examination December 2014 … Dec...0 1 1 Opcode fetch 0 1 0 Memory read 0 0 1 Memory write 1 1 0 I/O read 1 0 1 I/O write 1 1 0 Interrupt acknowledge Z 0 1 Halt Z x x

th Semester Examination December 2014 … Dec...0 1 1 Opcode fetch 0 1 0 Memory read 0 0 1 Memory write 1 1 0 I/O read 1 0 1 I/O write 1 1 0 Interrupt acknowledge Z 0 1 Halt Z x x

Documents

Chapter3. Processor Design. CPU function : to execute instructions stored in a memory. – instruction cycle fetch cycle : fetch an instruction from main.

Chapter3. Processor Design. CPU function : to execute instructions stored in a memory. – instruction cycle fetch cycle : fetch an instruction from main.

Documents

Read - Working Memory

Read - Working Memory

Documents

MODULE-4 Memory and programmable logicvssut.ac.in/lecture_notes/lecture1430873751.pdf · Memory and programmable logic READ-ONLY MEMORY (ROM) A read-only memory (ROM) is a device

MODULE-4 Memory and programmable logicvssut.ac.in/lecture_notes/lecture1430873751.pdf · Memory and programmable logic READ-ONLY MEMORY (ROM) A read-only memory (ROM) is a device

Documents

Magnetic core memory (1951) - unirc.it...Magnetic core memory (1951) 16 16 cm2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only

Magnetic core memory (1951) - unirc.it...Magnetic core memory (1951) 16 16 cm2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only

Documents

5 Stages for Multicycle Executionand read registers EX: execute (add, sub, …) MEM: access memory WB: store result (write back) I-Fetch Decode Execute Memory Write Result UTCS 352,

5 Stages for Multicycle Executionand read registers EX: execute (add, sub, …) MEM: access memory WB: store result (write back) I-Fetch Decode Execute Memory Write Result UTCS 352,

Documents

Memory & the fetch decode-execute cycle

Memory & the fetch decode-execute cycle

Education

Memory Hierarchy and CachesMain memory requires more than 50 ns to access Each instruction involves at least one memory access One memory access to fetch the instruction A second memory

Memory Hierarchy and CachesMain memory requires more than 50 ns to access Each instruction involves at least one memory access One memory access to fetch the instruction A second memory

Documents

5. The TOY Machine · 2012-09-06 · •Press Run button to repeat fetch-execute cycle until halt opcode. Fetch-execute cycle. •Fetch: get instruction from memory. •Execute: update

5. The TOY Machine · 2012-09-06 · •Press Run button to repeat fetch-execute cycle until halt opcode. Fetch-execute cycle. •Fetch: get instruction from memory. •Execute: update

Documents

Hardware Architecture of 8085 MicroprocessorInstruction with 6 T-states in Opcode Fetch Cycle : PCHL , DCX H Memory Read Machine Cycle: In this machine cycle , 8085 microprocessor

Hardware Architecture of 8085 MicroprocessorInstruction with 6 T-states in Opcode Fetch Cycle : PCHL , DCX H Memory Read Machine Cycle: In this machine cycle , 8085 microprocessor

Documents

Randon Access Memory and the Fetch Cycledfg/OtherLectures/hardware/HardwareSlides16.pdf · Randon Access Memory and the Fetch Cycle Hardware Lecture 16 Slide 1. Random Access Memory

Randon Access Memory and the Fetch Cycledfg/OtherLectures/hardware/HardwareSlides16.pdf · Randon Access Memory and the Fetch Cycle Hardware Lecture 16 Slide 1. Random Access Memory

Documents

Lecture 8: The TOY Machine€¦ · Press RUN button to repeat fetch-execute cycle until halt opcode. Fetch-execute cycle.! FETCH: get instruction from memory.! EXECUTE: update PC,

Lecture 8: The TOY Machine€¦ · Press RUN button to repeat fetch-execute cycle until halt opcode. Fetch-execute cycle.! FETCH: get instruction from memory.! EXECUTE: update PC,

Documents

Memory Basics Chapter 8 1. RAM Random access memory ROM Read-only memory 2 Memory definitions.

Memory Basics Chapter 8 1. RAM Random access memory ROM Read-only memory 2 Memory definitions.

Documents

Solid State Drives: Part 1cet4861.pbworks.com/w/file/fetch/132765123/4861.ssd.forensics.pdfTermed “Charged Capacitor Read Only Store (CCROS),” this non-volatile memory is considered

Solid State Drives: Part 1cet4861.pbworks.com/w/file/fetch/132765123/4861.ssd.forensics.pdfTermed “Charged Capacitor Read Only Store (CCROS),” this non-volatile memory is considered

Documents

Asdf€¦ · Web viewvon Neumann (Princeton) a rchitecture instructions and data reside in same memory space (same address and data busses) cannot fetch a new instruction and read/write

Asdf€¦ · Web viewvon Neumann (Princeton) a rchitecture instructions and data reside in same memory space (same address and data busses) cannot fetch a new instruction and read/write

Documents

1.4 Hardware Review. CPU Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.

1.4 Hardware Review. CPU Fetch-decode-execute cycle 1. Fetch 2. Bump PC 3. Decode 4. Determine operand addr (if necessary) 5. Fetch operand from memory.

Documents