IMPROVED POWER QUALITY IN INTERLINE DYNAMIC VOLTAGE ... · voltage restorer topology . Voltage Sag...

IMPROVED POWER QUALITY IN INTERLINE

DYNAMIC VOLTAGE RESTORER USING CASCADED

H BRIDGE MULTI LEVEL INVERTER

1Dr.V.Jayalakshmi,

2Sudhamshu Patel

1Associate Professor,

2UG Student

Department of EEE

BIHER, BIST, Bharath University

Chennai- 600073.

[email protected]

ABSTRACT:

The interline dynamic voltage restorer which is used to mitigate the voltage sag occurs in

transmission and distribution lines. An interline dynamic voltage restorer made of

controlled rectifier and cascaded multilevel inverter. With the use of cascaded multilevel

inverter eliminates total harmonic distortion compared with the conventional voltage

source inverter. The voltage sag can be mitigated by injected power from one feeder to

faulted feeder. IDVR compensation capacity, however, depends greatly on the load power

factor and a higher load power factor causes lower performance of IDVR. To overcome

this limitation, a new idea is presented in this paper which allows to reduce the load power

factor under sag condition, and therefore, the compensation capacity is increased. The

validity of the proposed configuration is verified by simulations in the MATLAB/Simulink

environment. Then, experimental results on a scaled-down IDVR are presented to confirm

the theoretical and simulation results.

INTRODUCTION

Voltage Sag Analysis and Solution for an Industrial Plant with Embedded Induction Motors is

given by A. Felce .In this paper a power quality (PQ) problem in an industrial plant is analyzed

and its possible solutions explored, specifically regarding voltage sags. It is analyzed a plant’s

electrical system sensitivity regarding voltage sags, how does the magnitude depression and its

duration affect the performance of the electrical loads (mainly induction motors). Several

proposals are discussed and explored for voltage sag mitigation and their feasibility for the

plant’s PQ problem. Finally, [1-4]settings of the voltage sag mitigation equipment (timer or

“latching” relay) are made analyzing voltage recovery times after voltage sag has occurred.

International Journal of Pure and Applied MathematicsVolume 119 No. 12 2018, 8089-8101ISSN: 1314-3395 (on-line version)url: http://www.ijpam.euSpecial Issue ijpam.eu

8089

Mitigation of Voltage Disturbances Using Dynamic Voltage Restorer Based on Direct

Converters is given by P.F. Comesana .In this paper, two new topologies are proposed for three-

phase dynamic voltage restorers (DVRs). These topologies are based on direct converters. The

proposed topologies do not require dc-link energy storage elements. As a result, they have less

volume, weight, and cost.[5-9] They can also compensate long-time voltage sags and swells. The

proposed DVRs can compensate several types of disturbances, such as voltage sags, swells,

unbalances, harmonics, and flickers. Moreover, due to the fact that the compensation voltage for

each phase is taken from all three phases, the proposed topologies can compensate one-phase

outages. In the proposed topologies, three independent three-phase to single-phase direct

converters are used. Each converter operates[10-12]

Independently and, as a result, the proposed DVRs properly compensate unbalanced voltage sags

and swells. The used converters can be constructed by four or six power switches. Depending on

the structure of the used converters, the compensation ranges will be different. A new control

method is also proposed for using direct ac/ac converters. The experimental and simulation

results verify the capabilities of the proposed topologies in compensation of voltage distortions.

A Novel Configuration for a Cascade Inverter-Based Dynamic Voltage Restorer With

Reduced Energy Storage Requirements is given by H. K. Al-Hadidi. This paper introduces a new

configuration for a cascade (H-bridge) converter-based dynamic [13-16]voltage regulator in

which the basic cascade converter is supplemented with a shunt thyristor-switched inductor. The

proposed topology is shown to posses the ability of mitigating a severe and long duration voltage

sag with a significantly smaller energy demand from the cascade converter. A suitable control

system is designed, and the operation of the new device is analyzed using electromagnetic

transients simulation as well as mathematical analysis. Simulation and experimental results are

presented to demonstrate the feasibility and the practicality of the proposed novel dynamic

voltage restorer topology.

Voltage Sag Compensation With Energy Optimized Dynamic Voltage Restorer is given by D.

M. Vilathgamuwa .The compensation capability of a dynamic voltage restorer (DVR) depends

primarily on the maximum voltage injection ability and the amount of stored energy available

within the restorer. A new phase advance compensation (PAC) strategy for the DVR is proposed

in order to enhance the voltage restoration property of the device. [17-19]The scheme requires

only an optimum amount of energy injection from the DVR to correct a given voltage sag.

International Journal of Pure and Applied Mathematics Special Issue

8090

Supply voltage amplitude and phase detection scheme as well as phase advance determination

scheme are also included. The resulting DVR design is shown to be superior in terms of lower

storage energy need compared to the conventional in-phase boosting method. The analytical

results are validated by laboratory tests carried out on a prototype of the restorer. The efficacy of

the proposed method is illustrated.[20-24]

INTERLINE DYNAMIC VOLTAGE RESTORER

BASIC STRUCTURE OF DVR

The basic principle of the dynamic voltage restorer is to inject a voltage of required magnitude

and frequency, so that it can restore the load side voltage to the desired amplitude and waveform

even when the source voltage is unbalanced or distorted. Generally, it employs a gate turn off

thyristor (GTO) solid state power electronic switches in a pulse width modulated (PWM)

inverter structure. [25-29]The DVR can generate or absorb independently controllable real and

reactive power at the load side. In other words, the DVR is made of a solid state DC to AC

switching power converter that injects a set of three phase AC output voltages in series and

synchronism with the distribution and transmission line voltages.

The source of the injected voltage is the commutation process for reactive power demand and an

energy source for the real power demand. The energy source may vary according to the design

and manufacturer of the DVR. Some examples of energy sources applied are DC capacitors,

batteries and that drawn from the line through a rectifier

Fig 1 .basic structure of DVR


8091

A. INTERLINE DVR

Among the assorted compensation strategies given for management of a DVR, the in-phase

compensation methodology and minimum energy strategy Var additional enticing [10], [11].

Within the initial one, the injected voltage is in-phase with the supply voltage throughout the sag

amount. This methodology is easy and therefore the injected voltage has the littlest magnitude.

within the second methodology, [30-39]the injected voltage is perpendicular to the load current,

and so, the compensation methodology will work with minimum active power [12]. the

flexibility of compensation with minimum energy is restricted once the voltage sag exceeds a

precise worth, that may be a perform of the load power issue [6]. Though this approach reduces

the energy consumption, the long run and deep voltage sags can't be fully paid simply by reactive

power injection. Hence, to possess comprehensive voltage sag compensation, it's necessary to

use active and reactive power injection into the distribution system. In different words, if the DC

link of the DVR are often energized properly, DVR are able to mitigate deeper sags even with

long durations.

In [13], an interline DVR (IDVR) has been proposed. The structure of IDVR consists of several

DVRs with a common DC link which protect sensitive loads against voltage sags, whereas each

DVR has been located in an independent feeder. When one of the DVRs in IDVR structure starts


8092

to compensate the voltage sag by absorbing active power from the common DC link, the other

ones operate in rectification mode and supply the DC link to maintain its voltage at a certain

level. In [14], a new control strategy for IDVR has been proposed which minimizes the rating of

the power devices. Based on this strategy, a reduction in the cost and size of the IDVR without

compromising its performance has been achieved. In [15], an IDVR has been presented and

instead of bypassing the DVRs in normal conditions, the DVRs are employed to improve the

displacement factor (DF) of a specific feeder. This function is achieved by active and reactive

power exchange (PQ sharing) between independent feeders

B. CASCADED H BRIDGE CONVERTER

Most of the published literature in the field of DVR and IDVR deal with voltage source

converters realized using two-level converters. But, in high-voltage and high-power applications,

a CHB based multilevel converter is a more attractive solution and its application in an IDVR is

introduced in this paper. Among the multilevel topologies, cascaded H-bridge converter is more

interested for IDVR topology because of its modular structure, reaching medium output voltage

levels using only standard low voltage mature technology components, and the higher reliability.

Moreover, low frequency modulation techniques and fault-tolerant algorithms can be easily

applied in the CHB based IDVRs.

Fig 3 proposed IDVR structure


8093

In a CHB converter, depending on the number of voltage levels which has to be synthesized,

separate DC links are needed. In IDVR structure, however, by back-to-back connection of two

CHB converters and use of low frequencyisolation transformers in one side, distinct DC links are

easilyprovided. Furthermore, this structure eliminates the necessityto isolation transformers in

one side which leads to lower size,weight and cost. The number of H-bridge cells in a

CHBconverter is chosen according to the required AC voltage andthe voltage rating of power

switches. Fig. 5 demonstrates asingle phase 7-level CHB based IDVR which is used insimulation

study and experimental investigation.[40-42] Although a7-level back-to-back converter is chosen

for the study in thispaper, the proposed control strategy can be applied to anynumber of voltage

levels and there is no limitation from thispoint of view. In other words, the generated voltage

referencesby the control system will be synthesized by the CHBconverter through well-known

multilevel modulationtechniques. The only issue is related to keeping voltagebalance among DC

link capacitors which has been addressedin [17] and [20] for any number of voltage levels.

SIMULATION RESULTS

To investigate the system performance in voltage sag compensation, several simulations have

been done in the MATLAB/simulink environment on a single-phase IDVR similar to that in Fig.

3. In these simulations, two shunt reactances are used for power factor reduction during the sag

periods. By adding the shunt reactances, DC-current component may occur, however, if the

shunt reactance is switched on at near the peak of the voltage, this component will be

significantly small.[40-45]


8094

Fig 4 Simulink model diagram

Fig 5. Simulink diagram of cascaded h bridge converter


8095

Fig 6. Source voltage

Fig 7. Injected voltage

Fig 8. Compensated Load voltage


8096

Fig 9. Active and reactive power delivered to load

IV. CONCLUSION

In this paper, a new configuration has been proposed which not only improves the compensation

capacity of the IDVR at high power factors, but also increases the performance of the

compensator to mitigate deep sags at fairly moderate power factors. These advantages were

achieved by decreasing the load power factor during sag condition. In this technique, the source

voltages are sensed continuously and when the voltage sag is detected, the shunt reactances are

switched into the circuit and decrease the load power factors to improve IDVR performance.

Finally, the simulation and practical results on the CHB based IDVR confirmed the effectiveness

of the proposed configuration and control scheme.

REFERENCES:

1. Nimal, R.J.G.R., Hussain, J.H., Effect of deep cryogenic treatment on EN24 steel,

International Journal of Pure and Applied Mathematics, V-116, I-17 Special Issue, PP-

113-116, 2017

2. Parameswari, D., Khanaa, V., Deploying lamport clocks and linked lists, International

Journal of Pharmacy and Technology, V-8, I-3, PP-17039-17044, 2016

3. Parameswari, D., Khanaa, V., Case for massive multiplayer online role-playing games,

International Journal of Pharmacy and Technology, V-8, I-3, PP-17404-17409, 2016

4. Parameswari, D., Khanaa, V., Deconstructing model checking with hueddot, International

Journal of Pharmacy and Technology, V-8, I-3, PP-17370-17375, 2016


8097

5. Parameswari, D., Khanaa, V., The effect of self-learning epistemologies on theory,


6. Pavithra, J., Peter, M., GowthamAashirwad, K., A study on business process in IT and

systems through extranet, International Journal of Pure and Applied Mathematics, V-116,

I-19 Special Issue, PP-571-576, 2017

7. Pavithra, J., Ramamoorthy, R., Satyapira Das, S., A report on evaluating the effectiveness

of working capital management in googolsoft technologies, Chennai, International

Journal of Pure and Applied Mathematics, V-116, I-14 Special Issue, PP-129-132, 2017

8. Pavithra, J., Thooyamani, K.P., A cram on consumer behaviour on Mahindra two

wheelers in Chennai, International Journal of Pure and Applied Mathematics, V-116, I-18

Special Issue, PP-55-57, 2017

9. Pavithra, J., Thooyamani, K.P., Dkhar, K., A study on the air freight customer

satisfaction, International Journal of Pure and Applied Mathematics, V-116, I-14 Special

Issue, PP-179-184, 2017

10. Pavithra, J., Thooyamani, K.P., Dkhar, K., A study on the working capital management

of TVS credit services limited, International Journal of Pure and Applied Mathematics,

V-116, I-14 Special Issue, PP-185-187, 2017

11. Pavithra, J., Thooyamani, K.P., Dkhar, K., A study on the analysis of financial

performance with reference to Jeppiaar Cements Pvt Ltd, International Journal of Pure

and Applied Mathematics, V-116, I-14 Special Issue, PP-189-194, 2017

12. Peter, M., Dayakar, P., Gupta, C., A study on employee motivation at Banalari World

Cars Pvt Ltd Shillong, International Journal of Pure and Applied Mathematics, V-116, I-

18 Special Issue, PP-291-294, 2017

13. Peter, M., Kausalya, R., A study on capital budgeting with reference to signware

technologies, International Journal of Pure and Applied Mathematics, V-116, I-18


14. Peter, M., Kausalya, R., Akash, R., A study on career development with reference to

premheerasurgicals, International Journal of Pure and Applied Mathematics, V-116, I-14


15. Peter, M., Kausalya, R., Mohanta, S., A study on awareness about the cost reduction and

elimination of waste among employees in life line multispeciality hospital, International


16. Peter, M., Srinivasan, V., Vignesh, A., A study on working capital management at deccan

Finance Pvt Limited Chennai, International Journal of Pure and Applied Mathematics, V-

116, I-14 Special Issue, PP-255-260, 2017

17. Peter, M., Thooyamani, K.P., Srinivasan, V., A study on performance of the commodity

market based on technicalanalysis, International Journal of Pure and Applied

Mathematics, V-116, I-18 Special Issue, PP-99-103, 2017

18. Philomina, S., Karthik, B., Wi-Fi energy meter implementation using embedded linux in

ARM 9, Middle - East Journal of Scientific Research, V-20, I-12, PP-2434-2438, 2014

19. Philomina, S., Subbulakshmi, K., Efficient wireless message transfer system,


289-293, 2017


8098

20. Philomina, S., Subbulakshmi, K., Ignition system for vechiles on the basis of GSM,


283-286, 2017

21. Philomina, S., Subbulakshmi, K., Avoidance of fire accident by wireless sensor network,


295-299, 2017

22. Pothumani, S., Anuradha, C., Monitoring android mobiles in an industry, International


23. Pothumani, S., Anuradha, C., Decoy method on various environments - A survey,


197-199, 2017

24. Pothumani, S., Anuradha, C., Priya, N., Study on apple iCloud, International Journal of

Pure and Applied Mathematics, V-116, I-8 Special Issue, PP-389-391, 2017

25. Pothumani, S., Hameed Hussain, J., A novel economic framework for cloud and grid

computing, International Journal of Pure and Applied Mathematics, V-116, I-13 Special

Issue, PP-5-8, 2017

26. Pothumani, S., Hameed Hussain, J., A novel method to manage network requirements,

International Journal of Pure and Applied Mathematics, V-116, I-13 Special Issue, PP-9-

15, 2017

27. Pradeep, R., Vikram, C.J., Naveenchandra, P., Experimental evaluation and finite

element analysis of composite leaf spring for automotive vehicle, Middle - East Journal

of Scientific Research, V-12, I-12, PP-1750-1753, 2012

28. Prakash, S., Jayalakshmi, V., Power quality improvement using matrix converter,


95-98, 2017

29. Prakash, S., Jayalakshmi, V., Power quality analysis & power system study in high

voltage systems, International Journal of Pure and Applied Mathematics, V-116, I-19


30. Prakash, S., Sherine, S., Control of BLDC motor powered electric vehicle using indirect

vector control and sliding mode observer, International Journal of Pure and Applied


31. Prakesh, S., Sherine, S., Forecasting methodologies of solar resource and PV power for

smart grid energy management, International Journal of Pure and Applied Mathematics,

V-116, I-18 Special Issue, PP-313-317, 2017

32. Prasanna, D., Arulselvi, S., Decoupling smalltalk from rpcs in access points, International


33. Prasanna, D., Arulselvi, S., Exploring gigabit switches and journaling file systems,


13-17, 2017

34. Prasanna, D., Arulselvi, S., Collaborative configurations for wireless sensor networks

systems, International Journal of Pure and Applied Mathematics, V-116, I-15 Special

Issue, PP-577-581, 2017


8099

35. Priya, N., Anuradha, C., Kavitha, R., Li-Fi science transmission of knowledge by way of

light, International Journal of Pure and Applied Mathematics, V-116, I-9 Special Issue,

PP-285-290, 2017

36. Priya, N., Pothumani, S., Kavitha, R., Merging of e-commerce and e-market-a novel

approach, International Journal of Pure and Applied Mathematics, V-116, I-9 Special

Issue, PP-313-316, 2017

37. Raj, R.M., Karthik, B., Effective demining based on statistical modeling for detecting

thermal infrared, International Journal of Pure and Applied Mathematics, V-116, I-20


38. Raj, R.M., Karthik, B., Energy sag mitigation for chopper, International Journal of Pure

and Applied Mathematics, V-116, I-20 Special Issue, PP-267-270, 2017

39. Raj, R.M., Karthik, B., Efficient survey in CDMA system on the basis of error revealing,


279-281, 2017

40. Rajasulochana, P., Krishnamoorthy, P., Ramesh Babu, P., Datta, R., Innovative business

modeling towards sustainable E-Health applications, International Journal of Pharmacy

and Technology, V-4, I-4, PP-4898-4904, 2012

41. Rama, A., Nalini, C., Shanthi, E., An iris based authentication system by eye localization,


42. Rama, A., Nalini, C., Shanthi, E., Effective collaborative target tracking in wireless

sensor networks, International Journal of Pharmacy and Technology, V-8, I-4, PP-23981-

23986, 2016

43. Ramamoorthy, R., Kanagasabai, V., Irshad Khan, S., Budget and budgetary control,


189-191, 2017

44. Ramamoorthy, R., Kanagasabai, V., Jivandan, S., A study on training and development

process at Vantec Logistics India Pvt Ltd, International Journal of Pure and Applied


45. Pradeep, R., Vikram, C.J., Naveenchandran, P., Experimental evaluation and finite

element analysis of composite leaf spring for automotive vehicle, Middle - East Journal

of Scientific Research, V-17, I-12, PP-1760-1763, 2013


8100

8101

8102

Date post:	28-May-2020
Category:	Documents
Upload:	others
View:	9 times
Download:	0 times

IMPROVED POWER QUALITY IN INTERLINE DYNAMIC VOLTAGE ... · voltage restorer topology . Voltage Sag...

Documents