Instructor: Dr. Phillip Jones (phjones@iastate) Reconfigurable Computing Laboratory

1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames)

CPRE 583Reconfigurable ComputingLecture 9: Wed 9/21/2011

(Reconfigurable Computing Architectures)

Instructor: Dr. Phillip Jones([email protected])

Reconfigurable Computing LaboratoryIowa State University

Ames, Iowa, USA

http://class.ece.iastate.edu/cpre583/


• MP1: Due Friday (9/23), and MP2 will be released on Friday as well.

• Mini literary survey assigned– PowerPoint tree due: Fri 9/23 by class, so try to have to

me by 9/22 night. My current plan is to summarize some of the classes findings during class.

– Final 5-10 page write up on your tree due: Fri 9/30 midnight.

Announcements/Reminders


• Start with searching for papers from 2008-2011 on IEEE Xplorer: http://ieeexplore.ieee.org/– Advanced Search (Full Text & Meta data)

• Find popular cross references for each area

• For each area try to identify 1 good survey papers

• For each area– Identify 2-3 core Problems/issues– For each problem identify 2-3 Approaches for addressing – For each approach identify 1-2 papers that Implement the

approach.

Literary Survey


Literary Survey: Example Structure

Network Intrusion Detection

P1 P2 P3

A1 A2 A3 A1 A2 A1 A2

I1 I1 I2 I1 I1 I1 I1 I2 I1

• 5-10 page write up on your survey tree


Fall 2010 Student Example


• Chapter 2 (Reconfigurable Architectures)

Overview


Common Questions


Common Questions


Common Questions


• Basic trade-offs associated with different aspects of a Reconfigurable Architecture. (Chapter 2)

What you should learn


Reconfigurable Architectures

• Main Idea Chapter 2’s author wants to convey– Applications often have one or more small

computationally intense regions of code (kernels)

– Can these kernels be sped up using dedicated hardware?

– Different kernels have different needs. How does a kernels requirements guide design decisions when implementing a Reconfigurable Architecture?


Reconfigurable Architectures• Forces that drive a Reconfigurable Architecture

– Price• Mass production 100K to millions• Experimental 1 to 10’s

– Granularity of reconfiguration• Fine grain• Course Grain

– Degree of system integration/coupling• Tightly• Loosely

All are a function of the application that will run on the Architecture


Example Points in (Price,Granularity,Coupling) Space

Price

$100’s

$1M’s

Granularity

Coarse

Fine

CouplingLoose Tight

Intel /AMD

Int

float

RFU

Processor

PC

ML507

Ethernet

Decode

Exec

Store


What’s the point of a Reconfigurable Architecture

• Performance metrics– Computational

• Throughput• Latency

– Power• Total power dissipation• Thermal

– Reliability• Recovery from faults

Increase application performance!


Typical Approach for Increasing Performance

• Application/algorithm implemented in software– Often easier to write an application in software

• Profile application (e.g. gprof)– Determine where the application is spending its time

• Identify kernels of interest– e.g. application spends 90% of its time in function

matrix_multiply()• Design custom hardware/instruction to accelerate kernel(s)

– Analysis to kernel to determine how to extract fine/coarse grain parallelism (does any parallelism even exist?)

Amdahl’s Law!


Amdahl’s Law: Example• Application My_app

– Running time: 100 seconds– Spends 90 seconds in matrix_mul()

• What is the maximum possible speed up of My_app if I place matrix_mul() in hardware?

• What if the original My_app spends 99 seconds in matrx_mul()?

10 seconds = 10x faster

1 seconds = 100x faster

Good FPGA paper that illustrates increasing an algorithm’s performance with Hardware

“NOVEL FPGA BASED HAAR CLASSIFIER FACE DETECTION ALGORITHM ACCELERATION”, FPL 2008

http://class.ece.iastate.edu/cpre583/papers/Shih-Lien_Lu_FPL2008.pdf


Granularity


Granularity: Coarse Grain

• rDPA: reconfigurable Data Path Array• Function Units with programmable interconnects

ALU ALU ALU

ALU ALU ALU

ALU ALU ALU

Example




ALU ALU ALU

ALU ALU ALU

ALU ALU ALU

Example




ALU ALU ALU

ALU ALU ALU

ALU ALU ALU

Example


Granularity: Fine Grain

• FPGA: Field Programmable Gate Array• Sea of general purpose logic gates

CLB CLB CLB CLB

CLB CLB CLB CLB

CLB CLB CLB CLB

CLB CLB CLB CLB

Configurable Logic Block




CLB CLB CLB

CLB CLB CLB CLB

CLB CLB CLB CLB

CLB CLB CLB CLB





CLB CLB

CLB

CLB

CLB CLB CLB CLB



Granularity: Trade-offsTrade-offs associated with LUT size

Example: 2-LUT (4=2x2 bits) vs. 10-LUT (1024=32x32 bits)1024-bits

1024-bits

2-LUT

10-LUTMicroprocessor




1024-bits

2-LUT


4

3

3

AB

op3




1024-bits

2-LUT


4

3

3

AB

op3

4

3

3AB

op3

4

3

3

AB

op3




1024-bits

2-LUT


4

3

3

AB

op

3

4

3

3AB

op

3

3

3

3

AB

op




1024-bits

2-LUT


4

3

3

AB

op

3

4

3

3AB

op

3

4

3

3

AB

op

3




1024-bits

2-LUT

10-LUT

Bit logic and constants




1024-bits

2-LUT

10-LUT


(A and “1100”) or (B or “1000”)




1024-bits

2-LUT

10-LUT


(A and “1100”) or (B or “1000”)

A

B




1024-bits

2-LUT

10-LUT


(A and “1100”) or (B or “1000”)

A AND

OR

OR

1

0

B

4

4

It’s much worse, each 10-LUT only has one output

Area that wasrequired using

2-LUTS


Granularity: Example Architectures

• Fine grain: GARP

• Course grain: PipeRench


Granularity: GARP

CPU RFU

Garp chip

Memory

I-cache D-cache

Configcache


Granularity: GARP

CPU RFU

Garp chip

Memory

I-cache D-cache

Configcache

RFUcontrol

(1)Execution(16, 2-bit)

N

PE (Processing Element)


Granularity: GARP

CPU RFU

Garp chip

Memory

I-cache D-cache

Configcache

RFUcontrol


N

PE (Processing Element)Example computations in one cycleA<<10 | (b&c)(A-2*b+c)


Granularity: GARP

CPU RFU

Garp chip

Memory

I-cache D-cache

Configcache

Impact of configuration size• 1 GHz bus frequency•128-bit memory bus• 512Kbits of configuration size

On a RFU context switch how longto load a new full configuration?

4 microseconds

An estimate of amount of time for theCPU perform a context switch is ~5 microseconds

~2x increase context switch latency!!


Granularity: GARP

CPU RFU

Garp chip

Memory

I-cache D-cache

Configcache

RFUcontrol


N

PE (Processing Element)

“The Garp Architecture and C Compiler”http://www.cs.cmu.edu/~tcal/IEEE-Computer-Garp.pdf


Granularity: PipeRench • Coarse granularity

• Higher (higher) level programming

• Reference papers• PipeRench: A Coprocessor for Streaming Multimedia Acceleration

(ISCA 1999): http://www.cs.cmu.edu/~mihaib/research/isca99.pdf• PipeRench Implementation of the Instruction Path Coprocessor

(Micro 2000): http://class.ee.iastate.edu/cpre583/papers/piperench_Micro_2000.pdf


Granularity: PipeRench

Interconnect

8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE

Interconnect

8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE

8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE8-bit ALU

Reg file

PE

Glo

bal b

us



PE PE PEPE

PE PE PEPE

PE PE PEPE

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

0

1



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

0

1

0

1

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

0

1

0

1

2

3

1

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

0

1

0

1

2

3

1

2

3

4

2



PE PE PEPE

PE PE PEPE

PE PE PEPE

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

3

4

0

1

0

1

2

1

2

3

2

3

4

0

3

4

0

Cycle

Pipelinestage

1 2 3 4 5 6

0

1

2

0

1

0

1

2

3

1

2

3

4

2

3

4

0


Degree of Integration/Coupling • Independent Reconfigurable Coprocessor

– Reconfigurable Fabric does not have direct communication with the CPU

• Processor + Reconfigurable Processing Fabric– Loosely coupled on the same chip– Tightly coupled on the same chip


Degree of Integration/Coupling M

ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController

USB PCI PCI-Express SATA

Hard DriveNIC

ALU

FPU



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPU

RPF



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPURPF



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPU

RPF

ConfigI/F



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPU

RPF

ConfigI/F



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPU

RPFI/O

ConfigI/F



ain M

emory

CPU

Fe

tch

De

code

Execute Me

mory

Write

Back

L1 Cache

L2 Cache

MemoryController

DMAController

I/OController


Hard DriveNIC

ALU

FPURFU



Next Class

• Reconfiguration Management– Chapter 4


Questions/Comments/Concerns

• Write down– Main point of lecture

– One thing that’s still not quite clear

– If everything is clear, then give an example of how to apply something from lecture

OR


Lecture notes



• Scheduling virtual stage on to physical• Partial/Dynamically reconfig (each cycle)


Granularity: GARP

• Impact of configuration size on performance• Context switching

• Garp feature• Dynamic reconfigurable• Store multiple configurations in an on chip

cache (4)• One configuration at a time

• Example app mapping to GARP (loop)• Amdahl's Law

The Garp Architecture and C Compiler• http://www.cs.cmu.edu/~tcal/IEEE-Computer-Garp.pdf


Overview• Dimensions

– Price– Granularity– Coupling– To optimize App Performance (compute (throughput, latency),

Power, reliability)• RPF to efficiently implement VICs

– Main picture authors' wants to convey• What’s the point or having a Reconfigure arch

– Example (Increase App performance)• App -> SW/CPU• Profile• ID kernels of intense compute• Design custom hardware/instruction (Amdels law)

– Intel FPL paper, great example for reading by Friday


Reconfigurable Architectures• RPF -> VIC (short slide)

Date post:	02-Jan-2016
Category:	Documents
Upload:	julian-mann
View:	24 times
Download:	1 times

Instructor: Dr. Phillip Jones (phjones@iastate) Reconfigurable Computing Laboratory

Documents