Intel ® Xeon ® Processor E5-2600 v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. Feature Xeon E5-2600 Xeon E5-2600 v2 Cores/Threads Up to 8 cores /16 Threads Up to 12 Cores/24 Threads Last-level Cache Up to 20 MB Up to 30 MB Max Memory Speed (MHz) Up to 1600 Up to 1866 Max DIMM Capacity 12 Slots/Processor PCIe* Lanes / Controllers/Speed 40 / 10 (PCIe* 3.0 at 8 GT/s) TDP (W) 150 (Workstation only), 130, 115, 95, 80, 70, 60 Additional Feature Improvements: • Intel ® Secure Key & Intel ® OS Guard • Advanced Programmable Interrupt Controller virtualization (APICv)
*Other names and brands may be claimed as the property of others.
Feature Xeon E5-2600 Xeon E5-2600 v2
Cores/Threads Up to 8 cores /16 Threads
Up to 12 Cores/24 Threads
Last-level Cache Up to 20 MB Up to 30 MBMax Memory Speed (MHz) Up to 1600 Up to 1866Max DIMM Capacity 12 Slots/ProcessorPCIe* Lanes / Controllers/Speed 40 / 10 (PCIe* 3.0 at 8 GT/s)TDP (W) 150 (Workstation only), 130, 115, 95, 80, 70, 60
• 6C, 10C and 12C parts are sourced from different dies (see layouts above)• 6C and 10C consist of 2 columns of 3 and 5 x (core + LLC slices) respectively and
one Memory Controller (MC). Single MC controls all 4 DDR channels.- 10C has one more row of cores / LLC slices added over 8C E5-2600 (SNB-EP)- 6C die is removing 2 rows of cores/LLC slices from 10C - 8C variants are sourced from the 10C die as well
• 12C is a die with 3 columns of 4 x (core + LLC slices) with 2 MCs, each MC controls 2 DDR channels only
Average gen-to-gen performance boost of up to 27% on B2 Silicon
*Other names and brands may be claimed as the property of others.
Upside expected at POR top bin
frequency of 2.7 GHz
Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Source: Intel Internal Measurements as of 28 March 2013. See back up slides for configuration details.Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804For more information go to http://www.intel.com/performance
(8C, 2.9GHz) Qual Silicon MeasurementsIntel® Xeon® Processor E5-2690
Relative Performance(Normalized to 1.0 Baseline of previous generation)
Upside expected at POR top bin
frequency of 2.7 GHz
Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Source: Intel Internal Measurements as of 28 March 2013. See back up slides for configuration details.Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804For more information go to http://www.intel.com/performance
![Intel ® Xeon ® Processor E5 Family The Business Case [Presenter:] [Title:] [Date:]](https://static.documents.pub/doc/80x56/56649d1f5503460f949f2475/intel-xeon-processor-e5-family-the-business-case-presenter-title.jpg)
