+ All Categories
Home > Documents > Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Date post: 03-Jan-2016
Category:
Upload: arron-isaac-houston
View: 217 times
Download: 1 times
Share this document with a friend
25
Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal
Transcript
Page 1: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

One-gigabit Router

Oskar E. Bruening

and Cemal Akcaba

Advisor: Prof. Agarwal

Page 2: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Contents Project background The big picture What we are building Project milestones Resources Technical Risks What’s next?

Page 3: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Background Chip manufacturing technology

has evolved a lot since 1970s. The uses of computers have

changed a lot too. Super-computer architecture

techniques for exploiting parallelism.

Page 4: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Background Remember 6.004? Pipelining and

hardware scheduled superscalars. These approaches do not scale

well. A 4-stage pipeline, not a 4x

performance boost. Too much complexity.

Page 5: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Motivation

Want to do fast signal processing with a lot of data

Run computations parallel Supercomputers Beowulf clusters

Increased performance, high price Might not be worth it

Page 6: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Parallel HW Problems

Inter processor communication expensive: Extra layers of software (driver,

network protocols) slow down Going through extra hardware

(routers, switches) No or limited shared memory

Customizing expensive

Page 7: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Parallel User Problem

Programmer needs to turn algorithm parallel No Idle nodes Effective communication

Effective spread Effective gathering and evaluation

No Waiting / Deadlocks

Page 8: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

The Raw Processor 2-D mesh of identical tiles. Each tile has its own processor. Tiles connected by dynamic and

static networks. Current implementation has 16

tiles (4x4).

Page 9: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Raw Architecture Workstation (Raw)

Simple wire-efficient architecture, that scales with increasing VLSI gate densities.

Approach aims to provide better performance by exploiting fine-grain parallelism.

Page 10: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

The Raw Evaluation Board The Raw processor 4 FPGAs External memory PCI bus Other peripherals

Page 11: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Our project A gigabit Ethernet router.

A router connects many computers with each other on a network

The work break down: Cemal - Ethernet Controller Oskar - Router Software

Page 12: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Ethernet Controller

Ethernet controller is a device that allows the interfacing to Ethernet.

Sending & Receiving Ethernet packets.

Will provide the Ethernet access of the evaluation board

Page 13: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

What needs to be done?

Hardware interfacing Filtering Media Access Control (MAC) Manchester decoding/encoding of

data streams An interface to rest of the board

Software interfacing

Page 14: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Challenges

To decide what needs to be built and what needs to be bought from a hardware vendor.

To decide what portion of these tasks are to implemented using Raw resources.

Page 15: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Resources Required

The Raw evaluation board Simulator Hardware specifications Access time

Time and patience

Page 16: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Project Milestones

Spring 2003: preliminary design Summer 2003: final design Fall 2003: implementation IAP 2004: testing and debugging Spring 2004: system integration

and completion of thesis

Page 17: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Risks

Error # 42 The evaluation board

Complexity

Page 18: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

What’s next ?

IAP & Spring 2003 : UROP Familiarizing with the evaluation

board and the raw processor Learning more about Ethernet

controllers Coming up with a preliminary

design Summer 2003: UROP cont.

Page 19: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Raw Software

Hub = wire connection Switch = package redirect by MAC Router = package redirect by

network protocol

Page 20: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

What needs to be done? Switch

Ethernet Controller interface Package Analysis

Header Recognition Target Identification Create Lookup Table

Router IP protocol

Can be expanded

Page 21: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Challenges

Learn Raw architecture Show that signal processing is

easier to do on Raw than VLSI with same result

Page 22: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Resources Required

Raw Evaluation Board Software Compiler Hardware Simulator

Page 23: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

Project Milestones

Switch Ethernet Controller interface Package Analysis

Header Recognition Target Identification Create Lookup Table

Router IP protocol

Page 24: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

What’s next?

Spring 2003: Urop Familiarize with Raw software Design Algorithms

Summer, Fall ‘03, Spring ‘04 Make it work

Page 25: Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

Jump to first page

One-gigabit Router

Oskar E. Bruening

and Cemal Akcaba


Recommended