+ All Categories
Home > Documents > Ladder Logic- Mux Implementation

Ladder Logic- Mux Implementation

Date post: 16-Apr-2015
Category:
Upload: engr-naveed-mazhar
View: 263 times
Download: 7 times
Share this document with a friend
Description:
Industrial Electronics
2
ABBOTTABAD Lab Assignment#12 Subject: Industrial Electronics Submitted By: Naveed Mazhar FA09-BEE-143 Submitted To: Sir Muhammad Sajjad Durani Date: 29 th November, 2012
Transcript
Page 1: Ladder Logic- Mux Implementation

ABBOTTABAD Lab Assignment#12

Subject: Industrial Electronics

Submitted By:

Naveed Mazhar FA09-BEE-143

Submitted To:

Sir Muhammad Sajjad Durani

Date: 29th

November, 2012

Page 2: Ladder Logic- Mux Implementation

MULTIPLEXER A multiplexer is a digital switch which selects a single output from multiple (2ⁿ) inputs,

using (n) select lines.

Block Diagram (2ⁿ to 1 MUX):

Block diagram of a MUX is shown in following figure:

Truth Table & GATE LEVEL IMPLEMINTATION (4×1 MUX): A 4×1 MUX has 2 select lines, S0 & S1. Its truth table and circuit diagram is given by:

LADDER DIAGRAM: Ladder logic diagram of 4 to 1 MUX is given by:


Recommended