LTC6800
�6800fb
Typical applicaTion
FeaTures DescripTion
Rail-to-Rail, Input and Output,
Instrumentation Amplifier
The LTC®6800 is a precision instrumentation amplifier. The CMRR is typically 116dB with a single 5V supply and is independent of gain. The input offset voltage is guaranteed below 100µV with a temperature drift of less than 250nV/°C. The LTC6800 is easy to use; the gain is adjustable with two external resistors, like a traditional op amp.
The LTC6800 uses charge balanced sampled data tech-niques to convert a differential input voltage into a single ended signal that is in turn amplified by a zero-drift operational amplifier.
The differential inputs operate from rail-to-rail and the single ended output swings from rail-to-rail. The LTC6800 is available in an MS8 surface mount package. For space limited applications, the LTC6800 is available in a 3mm × 3mm × 0.8mm dual fine pitch leadless package (DFN).
Typical Input Referred Offset vs Input Common Mode Voltage (VS = 3V)
applicaTions
n 116dB CMRR Independent of Gainn Maximum Offset Voltage: 100µVn Maximum Offset Voltage Drift: 250nV/°Cn –40°C to 125°C Operationn Rail-to-Rail Input Rangen Rail-to-Rail Output Swingn Supply Operation: 2.7V to 5.5Vn Available in MS8 and 3mm × 3mm × 0.8mm
DFN Packages
n Thermocouple Amplifiersn Electronic Scalesn Medical Instrumentationn Strain Gauge Amplifiersn High Resolution Data Acquisition
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.
High Side Power Supply Current Sense
–
+LTC6800
45
6
7OUT100mV/AOF LOADCURRENT10k
1.5mΩ
0.1µF
150Ω
6800 TA01
ILOAD
82
VREGULATOR
3
LOAD
INPUT COMMON MODE VOLTAGE (V)0
–15
V OS
(µV)
–10
–5
0
5
15
0.5 1 1.5 2
6800 TA02
2.5 3
10
VS = 3VVREF = 0VTA = 25°C
G = 1000G = 100
G = 10
G = 1
LTC6800
�6800fb
absoluTe MaxiMuM raTingsTotal Supply Voltage (V+ to V–) ...............................5.5VInput Current ........................................................ ±10mA|V+IN – VREF | ............................................................5.5V|V–IN – VREF | ...........................................................5.5VOutput Short-Circuit Duration .......................... IndefiniteOperating Temperature Range(Note 7).................................................. –40°C to 125°C
(Note 1)
TOP VIEW
DD PACKAGE8-LEAD (3mm 3mm) PLASTIC DFN
5
6
7
8
9
4
3
2
1NC
–IN
+IN
V–
V+
OUT
RG
REF
TJMAX = 125°C, θJA = 160°C/W
UNDERSIDE METAL INTERNALLY CONNECTED TO V– (PCB CONNECTION OPTIONAL)
1234
NC–IN+IN
V–
8765
V+
OUTRGREF
TOP VIEW
MS8 PACKAGE8-LEAD PLASTIC MSOP
TJMAX = 150°C, θJA = 200°C/W
pin conFiguraTion
orDer inForMaTionLEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE
LTC6800HDD#PBF LTC6800HDD#TRPBF LAEP 8-Lead (3mm × 3mm) Plastic DFN –40°C to 125°C
LTC6800HMS8#PBF LTC6800HMS8#TRPBF LTADE 8-Lead Plastic MSOP –40°C to 125°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
Storage Temperature Range DD Package ....................................... –65°C to 125°C MS8 Package ..................................... –65°C to 150°CLead Temperature (Soldering, 10 sec)................... 300°C
LTC6800
�6800fb
elecTrical characTerisTics The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. V+ = 3V, V– = 0V, REF = 200mV. Output voltage swing is referenced to V–. All other specifications reference the OUT pin to the REF pin.
The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. V+ = 5V, V– = 0V, REF = 200mV. Output voltage swing is referenced to V–. All other specifications reference the OUT pin to the REF pin.
PARAMETER CONDITIONS MIN TYP MAX UNITS
Input Offset Voltage (Note 2) VCM = 200mV ±100 µV
Average Input Offset Drift (Note 2) TA = –40°C to 85°C TA = 85°C to 125°C
l
l
–1
±250 –2.5
nV/°C µV/°C
Common Mode Rejection Ratio (Notes 4, 5)
AV = 1, VCM = 0V to 3V l 85 113 dB
Integrated Input Bias Current (Note 3) VCM = 1.2V 4 10 nA
Integrated Input Offset Current (Note 3) VCM = 1.2V 1 3 nA
Input Noise Voltage DC to 10Hz 2.5 µVP-P
Power Supply Rejection Ratio (Note 6) VS = 2.7V to 5.5V l 110 116 dB
Output Voltage Swing High RL = 2k to V– RL = 10k to V–
l
l
2.85 2.95
2.94 2.98
V V
Output Voltage Swing Low l 20 mV
Gain Error AV = 1 0.1 %
Gain Nonlinearity AV = 1 100 ppm
Supply Current No Load l 1.2 mA
Internal Op Amp Gain Bandwidth 200 kHz
Slew Rate 0.2 V/µs
Internal Sampling Frequency 3 kHz
PARAMETER CONDITIONS MIN TYP MAX UNITS
Input Offset Voltage (Note 2) VCM = 200mV ±100 µV
Average Input Offset Drift (Note 2) TA = –40°C to 85°C TA = 85°C to 125°C
l
l
–1
±250 –2.5
nV/°C µV/°C
Common Mode Rejection Ratio (Notes 4, 5)
AV = 1, VCM = 0V to 5V l 85 116 dB
Integrated Input Bias Current (Note 3) VCM = 1.2V 4 10 nA
Integrated Input Offset Current (Note 3) VCM = 1.2V 1 3 nA
Power Supply Rejection Ratio (Note 6) VS = 2.7V to 5.5V l 110 116 dB
Output Voltage Swing High RL = 2k to V– RL = 10k to V–
l
l
4.85 4.95
4.94 4.98
V V
Output Voltage Swing Low l 20 mV
Gain Error AV = 1 0.1 %
Gain Nonlinearity AV = 1 100 ppm
Supply Current No Load l 1.3 mA
Internal Op Amp Gain Bandwidth 200 kHz
Slew Rate 0.2 V/µs
Internal Sampling Frequency 3 kHz
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: These parameters are guaranteed by design. Thermocouple effects preclude measurement of these voltage levels in high speed automatic test systems. VOS is measured to a limit determined by test equipment capability.
LTC6800
�6800fb
INPUT COMMON MODE VOLTAGE (V)0
INPU
T OF
FSET
VOL
TAGE
(µV)
15
10
5
0
–5
–10
–150.5 1.0 1.5 2.0
6800 G01
2.5 3.0
VS = 3VVREF = 0VTA = 25°C
G = 1000G = 100
G = 10
G = 1
INPUT COMMON MODE VOLTAGE (V)0
INPU
T OF
FSET
VOL
TAGE
(µV)
15
10
5
0
–5
–10
–151 2 3 4
2053 G02
5
VS = 5VVREF = 0VTA = 25°C
G = 1000
G = 100
G = 1G = 10
INPUT COMMON MODE VOLTAGE (V)
INPU
T OF
FSET
VOL
TAGE
(µV)
20
15
10
5
0
–5
–10
–15
–20
6800 G03
0 0.5 1.0 1.5 2.0 2.5 3.0
VS = 3VVREF = 0VG = 10
TA = 25°C
TA = 70°C
TA = –55°C
INPUT COMMON MODE VOLTAGE (V)0
INPU
T OF
FSET
VOL
TAGE
(µV)
20
15
10
5
0
–5
–10
–15
–201 2 3 4
6800 G04
5
VS = 5VVREF = 0VG = 10
TA = 25°C
TA = –55°C
TA = 70°C
INPUT COMMON MODE VOLTAGE (V)
INPU
T OF
FSET
VOL
TAGE
(µV)
60
40
20
0
–20
–40
–60
6800 G05
0 0.5 1.0 1.5 2.0 2.5 3.0
VS = 3VVREF = 0VG = 10
TA = 85°C
TA = 125°C
INPUT COMMON MODE VOLTAGE (V)0
INPU
T OF
FSET
VOL
TAGE
(µV)
60
40
20
0
–20
–40
–60
6800 G06
0 1 2 3 4 5
VS = 5VVREF = 0VG = 10
TA = 85°C
TA = 125°C
Input Offset Voltage vs Input Common Mode Voltage
Input Offset Voltage vs Input Common Mode Voltage
Typical perForMance characTerisTicsInput Offset Voltage vs Input Common Mode Voltage
Input Offset Voltage vs Input Common Mode Voltage,85°C ≤ TA ≤ 125°C
Input Offset Voltage vs Input Common Mode Voltage
Input Offset Voltage vs Input Common Mode Voltage,85°C ≤ TA ≤ 125°C
Note 3: If the total source resistance is less than 10k, no DC errors result from the input bias currents or the mismatch of the input bias currents or the mismatch of the resistances connected to –IN and +IN.Note 4: The CMRR with a voltage gain, AV, larger than 10 is 120dB (typ).Note 5: At temperatures above 70°C, the common mode rejection ratio lowers when the common mode input voltage is within 100mV of the supply rails.
Note 6: The power supply rejection ratio (PSRR) measurement accuracy depends on the proximity of the power supply bypass capacitor to the device under test. Because of this, the PSRR is 100% tested to relaxed limits at final test. However, their values are guaranteed by design to meet the data sheet limits.Note 7: The LTC6800H is guaranteed functional over the operating temperature range of –40°C to 125°C. Specifications over the –40°C to 125°C range (denoted by l) are assured by design and characterization but are not tested or QA sampled at these temperatures.
elecTrical characTerisTics
LTC6800
�6800fb
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
60
40
20
0
–20
–40
–600.5 1.0 1.5 2.0
6800 G07
2.5 3.0
VS = 3VVREF = 0VR+ = R– = RSCIN < 100pFG = 10TA = 25°C
RS = 0k
RS = 20k
RS = 10k
RS = 5k
+
–
RS
RS
SMALL CIN
RS = 15k
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
30
20
10
0
–10
–20
–301 2 3 4
6800 G08
5
VS = 5VVREF = 0VRIN
+ = RIN– = RS
CIN < 100pFG = 10TA = 25°C
RS = 20k
RS = 15k
RS = 10k
RS = 5k
+
–
RS
RS
SMALL CIN
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
0.5 1.0 1.5 2.0
6800 G09
2.5 3.0
50
40
30
20
10
0
–10
–20
–30
–40
–50
VS = 3VVREF = 0VCIN < 100pFG = 10TA = 25°C
R+ = 0k, R– = 10k
R+ = 0k, R– = 15k
R+ = 0k, R– = 5k
+
–
R+
R–
SMALL CIN
R+ = 15k, R– = 0k
R+ = 5k, R– = 0kR+ = 10k, R– = 0k
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
1 2 3 4
6800 G10
5
40
30
20
10
0
–10
–20
–30
–40
VS = 5VVREF = 0VCIN < 100pFG = 10TA = 25°C
RIN+ = 0k, RIN
– = 20k
RIN+ = 0k, RIN
– = 15k
RIN+ = 0k, RIN
– = 10k
RIN+ = 10k, RIN
– = 0k
+
–
R+
R–
SMALL CIN
RIN+ = 15k, RIN
– = 0kRIN
+ = 20k, RIN– = 0k
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
0.5 1.0 1.5 2.0
6800 G11
2.5 3.0
40
30
20
10
0
–10
–20
–30
–40
VS = 3VVREF = 0VR+ = R– = RSCIN > 1µFG = 10TA = 25°C
RS = 15k
RS = 10k
RS = 5k
+
–
RS
RS
BIG CIN
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
70
50
30
10
–10
–30
–50
–701 2 3 4
6800 G12
5
VS = 5VVREF = 0VR+ = R– = RSCIN > 1µFG = 10TA = 25°C
RS = 500Ω
RS = 10k
RS = 1k
RS = 5k
+
–
RS
RS
BIG CIN
INPUT COMMON MODE VOLTAGE (V)
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
6800 G13
200
150
100
50
0
–50
–100
–150
–2000 0.5
R+ = 0Ω, R– = 1k
R+ = 1k, R– = 0Ω
R+ = 100Ω, R– = 0Ω
R+ = 0Ω, R– = 500Ω
1.0 1.5 2.0 2.5 3.0
VS = 3VVREF = 0VTA = 25°CG = 10
R+ = 0Ω, R– = 100Ω
–
+CINBIG
R+
R–
R+ = 500Ω, R– = 0Ω
INPUT COMMON MODE VOLTAGE (V)0
ADDI
TION
AL O
FFSE
T ER
ROR
(µV)
–50
0
50
3 5
6800 G14
–100
–150
–2001 2 4
100
150
200
R+ = 0Ω, R– = 100ΩR+ = 0Ω, R– = 500Ω
R+ = 0Ω, R– = 1k
R+ = 100Ω, R– = 0Ω
R+ = 1k, R– = 0Ω
VS = 5VVREF = 0VTA = 25°CG = 10
–
+CINBIG
R+
R–
R+ = 500Ω, R– = 0Ω
–50
INPU
T OF
FSET
VOL
TAGE
(µV)
80
60
40
20
0
–20
–40
–60
–80
TEMPERATURE (°C)100
6800 G15
0 50–25 25 75 125
VS = 3V VS = 5V
Typical perForMance characTerisTicsAdditional Input Offset Due to Input RS vs Input Common Mode (CIN < 100pF)
Additional Input Offset Due to Input RS vs Input Common Mode (CIN < 100pF)
Additional Input Offset Due to Input RS Mismatch vs Input Common Mode (CIN < 100pF)
Additional Input Offset Due to Input RS Mismatch vs Input Common Mode (CIN < 100pF)
Additional Input Offset Due to Input RS vs Input Common Mode (CIN > 1µF)
Additional Input Offset Due to Input RS vs Input Common Mode (CIN > 1µF)
Additional Input Offset Due to Input RS Mismatch vs Input Common Mode (CIN > 1µF)
Additional Input Offset Due to Input RS Mismatch vs Input Common Mode (CIN > 1µF) Offset Voltage vs Temperature
LTC6800
�6800fb
VREF (V)0
V OS
(µV)
30
20
10
0
–10
–20
–30
6800 G16
1 2 3 4
VS = 3VVS = 5V
VIN+ = VIN– = REFG = 10TA = 25°C
OUTPUT VOLTAGE (V)–2.4
NONL
INEA
RITY
(ppm
)
10
8
6
4
2
0
–2
–4
–6
–8
–10–1.4 –0.4 0.1
6800 G17
–1.9 –0.9 0.6 1.1 1.6
VS = ±2.5VVREF = 0VG = 1RL = 10kTA = 25°C
OUTPUT VOLTAGE (V)–2.4
NONL
INEA
RITY
(ppm
)
10
8
6
4
2
0
–2
–4
–6
–8
–10–1.4 –0.4
6800 G18
0.6 1.6 2.6
VS = ±2.5VVREF = 0VG = 10RL = 10kTA = 25°C
FREQUENCY (Hz)1
CMRR
(db)
130
120
110
100
90
80
7010 100 1000
6800 G19
VS = 3V, 5VVIN = 1VP-PTA = 25°C
–
+R+
R–
R+ = R– = 1k
R+ = R– = 10k
R+ = 10k, R– = 0ΩR+ = 0Ω, R– = 10k
FREQUENCY (Hz)1
INPU
T RE
FERR
ED N
OISE
DEN
SITY
(nV/
Hz) 300
250
200
150
100
50
010 100 1000 10000
6800 G20
G = 10TA = 25°C
VS = 5V
VS = 3V
TIME (s)–5
INPU
T RE
FFER
ED N
OISE
VOL
TAGE
(µV)
3
2
1
0
–1
–2
–3–3 –1 1 3
6800 G21
5
VS = 3VTA = 25°C
TIME (s)–5
INPU
T RE
FFER
ED N
OISE
VOL
TAGE
(µV)
3
2
1
0
–1
–2
–3–3 –1 1 3
6800 G22
5
VS = 5VTA = 25°C
OUTPUT CURRENT (mA)0.01
OUTP
UT V
OLTA
GE S
WIN
G (V
)
0.1 1 10
6800 G23
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
TA = 25°C VS = 5V, SOURCING
VS = 3V, SOURCING
VS = 5V, SINKINGVS = 3V, SINKING
SUPPLY VOLTAGE (V)2.5
SUPP
LY C
URRE
NT (m
A)
6800 G24
4.53.5 5.5 6
1.00
0.95
0.90
0.85
0.80
0.75
0.70
0.65
0.60
TA = –55°C
TA = 85°CTA = 125°C
TA = 0°C
Typical perForMance characTerisTics
Input Referred Noise in 10Hz Bandwidth
Output Voltage Swingvs Output Current Supply Current vs Supply Voltage
CMRR vs FrequencyInput Voltage Noise Densityvs Frequency
Input Referred Noise in 10Hz Bandwidth
VOS vs VREF Gain Nonlinearity, G = 1 Gain Nonlinearity, G = 10
LTC6800
�6800fb
SETTLING ACCURACY (%)0.0001
SETT
LING
TIM
E (m
s)
6800 G25
0.001 0.01 0.1
8
7
6
5
4
3
2
1
0
VS = 5VdVOUT = 1VG < 100TA = 25°C
GAIN (V/V)1
SETT
LING
TIM
E (m
s)
35
30
25
20
15
10
5
010 100 1000 10000
6800 G26
VS = 5VdVOUT = 1V0.1% ACCURACYTA = 25°C
SUPPLY VOLTAGE (V)2.5
CLOC
K FR
EQUE
NCY
(kHz
)
6800 G27
4.5 5.5 63.5
3.40
3.35
3.30
3.25
3.20
3.15
3.10
TA = –55°C
TA = 85°CTA = 125°C
TA = 25°C
Low Gain Settling Timevs Settling Accuracy Settling Time vs Gain
Internal Clock Frequencyvs Supply Voltage
Typical perForMance characTerisTics
pin FuncTionsNC (Pin 1): Not Connected.
–IN (Pin 2): Inverting Input.
+IN (Pin 3): Noninverting Input.
V– (Pin 4): Negative Supply.
REF (Pin 5): Voltage Reference (VREF) for Amplifier Output.
RG (Pin 6): Inverting Input of Internal Op Amp. See Figure 1.
OUT (Pin 7): Amplifier Output. See Figure 1.
V+ (Pin 8): Positive Supply.
LTC6800
�6800fb
block DiagraM
applicaTions inForMaTionTheory of Operation
The LTC6800 uses an internal capacitor (CS) to sample a differential input signal riding on a DC common mode voltage (see the Block Diagram). This capacitor’s charge is transferred to a second internal hold capacitor (CH) trans-lating the common mode of the input differential signal to that of the REF pin. The resulting signal is amplified by a zero-drift op amp in the noninverting configuration. The RG pin is the negative input of this op amp and allows external programmability of the DC gain. Simple filtering can be realized by using an external capacitor across the feedback resistor.
Input Voltage Range
The input common mode voltage range of the LTC6800 is rail-to-rail. However, the following equation limits the size of the differential input voltage:
V– ≤ (V+IN – V–IN) + VREF ≤ V+ – 1.3
Where V+IN and V–IN are the voltages of the +IN and –IN pins, respectively, VREF is the voltage at the REF pin and V+ is the positive supply voltage.
For example, with a 3V single supply and a 0V to 100mV differential input voltage, VREF must be between 0V and 1.6V.
Settling Time
The sampling rate is 3kHz and the input sampling period during which CS is charged to the input differential voltage VIN is approximately 150µs. First assume that on each input sampling period, CS is charged fully to VIN. Since CS = CH (= 1000pF), a change in the input will settle to N bits of accuracy at the op amp noninverting input after N clock cycles or 333µs(N). The settling time at the OUT pin is also affected by the settling of the internal op amp. Since the gain bandwidth of the internal op amp is typically 200kHz, the settling time is dominated by the switched capacitor front end for gains below 100 (see the Typical Performance Characteristics section).
–
+CH
OUT
6800 BD4
V–
5REF
6RG
8V+
3+IN
2–IN CS 7
LTC6800
�6800fb
Input Current
Whenever the differential input VIN changes, CH must be charged up to the new input voltage via CS. This results in an input charging current during each input sampling period. Eventually, CH and CS will reach VIN and, ideally, the input current would go to zero for DC inputs.
In reality, there are additional parasitic capacitors which disturb the charge on CS every cycle even if VIN is a DC voltage. For example, the parasitic bottom plate capacitor on CS must be charged from the voltage on the REF pin to the voltage on the –IN pin every cycle. The resulting input charging current decays exponentially during each input sampling period with a time constant equal to RSCS. If the voltage disturbance due to these currents settles before the end of the sampling period, there will be no errors due to source resistance or the source resistance mismatch between –IN and +IN. With RS less than 10k, no DC errors occur due to this input current.
In the Typical Performance Characteristics section of this data sheet, there are curves showing the additional error from nonzero source resistance in the inputs. If there are no large capacitors across the inputs, the amplifier is less sensitive to source resistance and source resistance mismatch. When large capacitors are placed across the inputs, the input charging currents previously described result in larger DC errors, especially with source resistor mismatches.
Power Supply Bypassing
The LTC6800 uses a sampled data technique and, therefore, contains some clocked digital circuitry. It is, therefore, sensitive to supply bypassing. A 0.1µF ceramic capacitor must be connected between Pin 8 (V+) and Pin 4 (V–) with leads as short as possible.
applicaTions inForMaTion
–
+
–
+VIN
V+IN
VOUT
V–IN
38
5V
4
56
7
2 –
+
–
+VIN
V+IN
VOUT
V–IN
VREF
VREF VREF
38
5V 5V
0V < V–IN < 5V AND V–IN – VREF < 5.5V0V < V+IN < 5V AND V+IN – VREF < 5.5V0V < VIN + VREF < 3.7V
UNITY GAIN
–
+
–
+VIN
V+IN
VOUT
V–IN
38
5V
4
56
7
2
0V < V+IN < 5V0V < V–IN < 5V0V < VIN < 3.7VVOUT = VIN
UNITY GAIN NONUNITY GAIN
4
56 R2
R1
7
2
VOUT = 1 + VIN + VREFR2
R1
0V < V–IN < 5V AND V–IN – VREF < 5.5V0V < V+IN < 5V AND V+IN – VREF < 5.5V0V < VIN + VREF < 3.7V
VOUT = VIN + VREF
–
+
–
+VIN
V+IN
VOUT
V–IN
3
6800 F01
8
0V < V–IN < 5V AND V–IN – VREF < 5.5V0V < V+IN < 5V AND V+IN – VREF < 5.5V0V < VIN + VREF < 3.7V
NONUNITY GAIN
4
56 R2
R1
7
2
VOUT = 1 + (VIN + VREF)R2
R1
Figure 1
LTC6800
�06800fb
Typical applicaTionsPrecision ÷2
Precision Doubler (General Purpose)
Precision Inversion (General Purpose)
6800 TA03
–
+
4 56
7VOUT
5V
LTC6800
83
2
0.1µF
VIN
0.1µF
1k VOUT =VIN2
6800 TA04
–
+
45
6
7
2.5V
LTC6800
83
2
0.1µF
0.1µF
0.1µF
–2.5V
VIN
VOUT
VOUT = 2VIN
VIN
6800 TA05
–
+
45
6
7
2.5V
LTC6800
83
2
0.1µF
0.1µF
–2.5V
VOUT
VOUT = –VIN
LTC6800
��6800fb
3.00 0.10(4 SIDES)
NOTE:1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)2. DRAWING NOT TO SCALE3. ALL DIMENSIONS ARE IN MILLIMETERS4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE5. EXPOSED PAD SHALL BE SOLDER PLATED6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE
0.40 0.10
BOTTOM VIEW—EXPOSED PAD
1.65 0.10(2 SIDES)
0.75 0.05
R = 0.125TYP
2.38 0.10
14
85
PIN 1TOP MARK
(NOTE 6)
0.200 REF
0.00 – 0.05
(DD8) DFN 0509 REV C
0.25 0.05
2.38 0.05
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONSAPPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
1.65 0.05(2 SIDES)2.10 0.05
0.50BSC
0.70 0.05
3.5 0.05
PACKAGEOUTLINE
0.25 0.050.50 BSC
DD Package8-Lead Plastic DFN (3mm × 3mm)
(Reference LTC DWG # 05-08-1698 Rev C)
package DescripTion
LTC6800
��6800fb
package DescripTion
MSOP (MS8) 0307 REV F
0.53 0.152(.021 .006)
SEATINGPLANE
NOTE:1. DIMENSIONS IN MILLIMETER/(INCH)2. DRAWING NOT TO SCALE3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
0.18(.007)
0.254(.010)
1.10(.043)MAX
0.22 – 0.38(.009 – .015)
TYP
0.1016 0.0508(.004 .002)
0.86(.034)REF
0.65(.0256)
BSC
0 – 6 TYP
DETAIL “A”
DETAIL “A”
GAUGE PLANE
1 2 3 4
4.90 0.152(.193 .006)
8 7 6 5
3.00 0.102(.118 .004)
(NOTE 3)
3.00 0.102(.118 .004)
(NOTE 4)
0.52(.0205)
REF
5.23(.206)MIN
3.20 – 3.45(.126 – .136)
0.889 0.127(.035 .005)
RECOMMENDED SOLDER PAD LAYOUT
0.42 0.038(.0165 .0015)
TYP
0.65(.0256)
BSC
MS8 Package8-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1660 Rev F)
LTC6800
��6800fb
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
revision hisToryREV DATE DESCRIPTION PAGE NUMBER
B 7/10 Corrected text in the Absolute Maximum Ratings section 2
Updated Pin 6 and Pin 7 text in the Pin Functions section 7
Replaced Figure 1 9
(Revision history begins at Rev B)
LTC6800
��6800fb
Linear Technology Corporation1630 McCarthy Blvd., Milpitas, CA 95035-7417 (408) 432-1900 ● FAX: (408) 434-0507 ● www.linear.com LINEAR TECHNOLOGY CORPORATION 2002
LT 0710 REV B • PRINTED IN USA
relaTeD parTs
Typical applicaTion
PART NUMBER DESCRIPTION COMMENTS
LTC1100 Precision Zero-Drift Instrumentation Amplifier Fixed Gains of 10 or 100, 10µV Offset, 50pA Input Bias Current
LT®1101 Precision, Micropower, Single Supply Instrumentation Amplifier
Fixed Gains of 10 or 100, IS < 105µA
LT1167 Single Resistor, Gain-Programmable, Precision Instrumentation Amplifier
Single-Gain Set Resistor: G = 1 to 10,000, Low Noise: 7.5nV√Hz
LT1168 Low Power, Single Resistor, Gain-Programmable, Precision Instrumentation Amplifier
ISUPPLY = 530µA
LTC1043 Dual Precision Instrumentation Switched-Capacitor Building Block
Rail-to-Rail Input, 120dB CMRR
LT1789-1 Single Supply, Rail-to-Rail Output, Micropower Instrumentation Amplifier
ISUPPLY = 80µA Maximum
LTC2050 Zero-Drift Operational Amplifier SOT-23 Package, 3µV Max VOS, 30nV/°C Max Drift
LTC2051 Dual Zero-Drift Operational Amplifier MS8 Package, 3µV Max VOS, 30nV/°C Max Drift
LTC2052 Quad Zero-Drift Operational Amplifier GN-16 Package, 3µV Max VOS, 30nV/°C Max Drift
LTC2053 Single Supply, Zero-Drift, Rail-to-Rail Input and Output Instrumentation Amplifier
MS8 Package, 10µV Max VOS, 50nV/°C Max Drift
Differential Bridge Amplifier
+
–LTC6800
2
3
7
8
0.1µF
3V
R < 10k
45
6R2 10k
6800 TA06
OUT
0.1µFR110Ω
GAIN = 1 + R2R1