of 132
8/18/2019 PanasonicDP_130_150
1/132
ORDER NO. MGCS010501G0
Digital Copier
DP-130/150
Please file and use this manual together with the service manual for Model No. DP-130/150, Order No.MGCS010207C0.
© 2001 Matsushita Graphic Communication Systems, Inc.
All rights reserved. Unauthorized copying and distribution isa violation of law.
Technical Guide
8/18/2019 PanasonicDP_130_150
2/132
3
Table of Contents
1 System Description .................................................................................................. 4
1.1. Electrical Circuit Explanation .................................................................................................. 4
1.2. Power On Initial Flow Chart .................................................................................................... 21
2 Schematic Diagram ................................................................................................. 26
2.1. General Circuit Diagram System Circuit ................................................................................. 26
2.2. CPU PC Board (V Model) ....................................................................................................... 27
2.3. CPU PC Board (P/A/PA/PP/FX Model) ................................................................................... 34
2.4. CCD PC Board ....................................................................................................................... 45
2.5. PNL PC Board (V/P Model) .................................................................................................... 48
2.6. PNL PC Board (A/PA Model) .................................................................................................. 49
2.7. PNL PC Board (FP/FX Model) ................................................................................................ 50
2.8. G3B PC Board. ....................................................................................................................... 51
2.9. LCE PC Board ........................................................................................................................ 56
2.10. LVPS PC Board (North America) ............................................................................................ 57
2.11. LVPS PC Board ...................................................................................................................... 59(V Model except North America)
2.12. LVPS PC Board ...................................................................................................................... 61(P/FP Model except North America)
2.13. LVPS PC Board (Taiwan) ........................................................................................................ 63
3 Electrical Circuit Diagram & Parts List ........................................................................... 65
3.1. Country Codes ........................................................................................................................ 65
3.2. Main CPU PC Board (FFPWB0665 for DP-150FX/FP) .......................................................... 66
Main CPU PC Board (FFPWB06651 for DP-150A)
Main CPU PC Board (FFPWB06652 for DP-130P/150P)
Main CPU PC Board (FFPWB06653 for DP-150PA)
3.3. Main CPU PC Board (FFPWB06641 for DP-150/130) ........................................................... 87
3.4. Control Panel PC Board (FFPWB0667 for DP-150/130) ........................................................ 96
Control Panel PC Board (FFPWB06671 for DP-150A/150P/150PA/130P)
3.5. Control Panel PC Board (FFPWB0668 for DP-150FP/FX) ................................................... 100
3.6. CCD PC Board (FFPWB0666) ............................................................................................. 104
3.7. LCE PC Board (DZEP000441) ............................................................................................. 107
3.8. Main LVPS PC Board (FFPWB06691 for North America)..................................................... 109
3.9. Main LVPS PC Board (FFPWB06692, DP-150 except North America) ................................. 114
3.10. Main LVPS PC Board (FFPWB06694, DP-150A/P/FP except North America) ...................... 119
3.11. Main LVPS PC Board (FFPWB06695 for Taiwan) ................................................................ 124
3.12. G3B PC Board (FFPWB06711) ............................................................................................ 129
Note:
V model : DP-130/150 P model : DP-130P/150P A model : DP-150A
PA model : DP-150PA FP model : DP-150FP FX model : DP-150FX
8/18/2019 PanasonicDP_130_150
3/132
8/18/2019 PanasonicDP_130_150
4/132
5
1.1.2. Image Data Circuit
The Image Data Circuit is independent of System circuit from Page Memory / Sort Memory circuit due
to high speed scanning and printing. As a result of this, all image data is managed by the Image Data
circuit and only coded data is transferred to the System Data BUS.
Amp
ADC
(IC20,21)
SDRAM
8MB(IC27)
GA1
(IC7)
GA2(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
F-ROM2 or 4 MB
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
CCD
8/18/2019 PanasonicDP_130_150
5/132
6
1. Memory Control Gate Array
GA2 (IC30) is a Memory Controlling Gate Array.
•DMA Control
It is used to transfer data between the following devices.
Scanning Control LSI (GA1) Page Memory (S-DRAM) : Scanning Route
Page Memory (S-DRAM) CODEC (PM22) : Coding Route
CODEC (PM22) Page Memory (S-DRAM) : Decoding Route
Page Memory (S-DRAM) LSU Unit : Recording Route
System Memory (S-DRAM) Page Memory (S-DRAM) : Report Route
•Rotation Management
The rotation is carried out by the hardware when transferring the route.
•S-DRAM Control
It generates S-DRAM Control Signal for Page memory and Refresh Control when the power is ON.
It does not backup the Page Memory.
•Picture Quality Correction Circuit (Smoothing)
When the receiving data (8 dot/mm x 3.85, 7.7, 15.4 line/mm) is converted to 600 dpi x 600 dpi
resolution, the current printed data and 15 surrounding printed data are sent to the Smoothing ROM
through 16 bit line and the ROM sends smoothed dot data. As a result of this operation, the distorted
curved lines are smoothed.
•Gray-Level Enhancement
This control function allows expressing higher-level scales than using a recorded signal, by reducing
line density into 1/2 or 1/3 on the original after binary-to-multiple value conversion. This capability
increases reproduction of grayscale images such as photographs.
•Reduction / Enlargement Control Circuit
This circuit is used to process the received data so that it fits on the recording paper, according to
the Fax Parameter Settings.
•Synchronization Control Circuit
This circuit is used to synchronize the output of the recorded data with the horizontal synchronizing
output signal from the printer for each line. It controls the resolution of the printer as follows.
16 dot/mm x 15.4 line/mm : Report data
600 dpi x 600 dpi : Copy & Printer Interface
8/18/2019 PanasonicDP_130_150
6/132
7
•FIFO/S-RAM Control
Picture Edit Coding Gate Array uses FIFO for Smoothing & Laser pulse width control, and S-RAM
for Smoothing Data and interface controls.
•S-DRAM Control
It generates S-DRAM Control Signal for SORT Memory and Refresh Control when the power is ON.
It does not backup the Page Memory.
2. Optional Memory for Image Side
The Optional Memories are:
•Memory PC Board (SODIMM)→ DRAM Card (16 MB) for Sort memory
Install the DRAM Card for Sort memory to CN11 (FX/FP Model)/CN27 (A/PA Model) on the SORT
PCB.
8/18/2019 PanasonicDP_130_150
7/132
8
1.1.3. Fax System Control Circuit
The System Control Block consists of the following IC that control the general Fax functions.
1. System CPU
The System CPU (SH7041) is a 32-bit RISC (Reduced Instruction Set Computer) type of CPU and
DMA Control, Serial Communication Port, Timer Control, Interrupt Control, DRAM Control, and I/O
Port are integrated into 1 chip. Mask ROM (64k byte) is already installed and it controls the Monitor,
High Speed managing Task and Boot Programming.
•DMA Control
It has a 4ch DMA Control and is used to transfer data between the following devices.
Communication CODEC (PM22)←→ Image Data Memory (DRAM)
•Serial Communication Port
It has a 2ch Serial Communication Port and is used to interface the following devices.
CPU←→ Sub-CPU (Energy Saving Microprocessor)
•Timer Control
It is used to program the standard timer.
• Interrupt Control
It controls receipt & transfer to CPU the interrupt from Modem, LSI, Option, etc.
•DRAM Control
It generates DRAM Control Signal and Refresh Control when the power is ON.
•I/O Port
It is used to control lines and reset control around LSI.
2. System Memory
This system consists of the following memory.
•F-ROM (IC)→ F-ROM (2MB) for programming
•F-ROM (IC)→ F-ROM (2MB) for programming
The program is booted from F-ROM Card.
•F-ROM (IC)→ Image Data Memory (2MB)
During a blackout, the image data is backed up.
•DRAM (IC)→Work RAM, buffer (8MB) for transfer and reception
3. Optional Memory for System Side
The Option Memories are:
•F-ROM Card (2/4MB)→ Image Data Memory for expansion
During a blackout, the image data is backed up.
It is possible to rewrite the program by rebooting the main program from this card.
8/18/2019 PanasonicDP_130_150
8/132
9
1.1.4. Scanning Circuit
1. Scanning LSI
GA1 (IC7) is a Scanning LSI and generates Shading Correction, MTF Correction, Reduction/
Enlargement, and Gray Scale Error Diffusion. The Image Signal is converted to binary signal and
transported.
2. TX Motor Drive Circuit
TX Motor Drive Circuit is controlled by SLA7032M and SCN PCB IC19, ADF PCB IC15.
1.1.5. Coding
Coding and decoding (MH/MR/MMR/JBIG conversion) is carried out by the hardware codec device.
There are 2 codecs, Image Codec and Communication Codec.
•PM-22 (IC32) : for Image Codec
It codes or decodes the data transferred from Sort memory. When copying, this codec codes from
the Image data to JBIG data. When communicating, this codec codes from Image data to MMR
data.
1.1.6. Sleep Mode
This function reduces the power consumption in standby mode. During Sleep Mode, power is supplied
only to the Energy Saver Lamp to keep it at a steady ON condition, to the circuit that monitors incoming
Ringing signals and to circuits that maintain Deferred communications. The power is recovered only
when an incoming Ringing signal is detected, the time to perform a Deferred communication has
lapsed or the Energy Saver key is pressed.
Recovers from Sleep Mode
No. Item Recovers from RemarkSleep Mode
1 When Energy Saver key is pressed Yes
2 Deferred Communication time is lapsed Yes
3 Time for Deferred Communication Yes
4 Original Sensor is actuated Yes Not Document Sensor with Flatbed
5 Ringing signal detected Yes Not 1300Hz detection6 Off-Hook (External telephone or Handset) Yes
7 When printing from a PC Yes
8/18/2019 PanasonicDP_130_150
9/132
10
1.1.7. Signal Routing
1. Copy
CCD
Amp
ADC
(IC20,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF
(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
2. Scan into Memory (FAX)
Amp
ADC
(IC20,21)
SDRAM
8MB(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD
8MB
(CN27)
CCD
F-ROM2 or 4 MB
8/18/2019 PanasonicDP_130_150
10/132
11
3. File Print from Memory (FAX)
Amp
ADC
(IC20 ,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF
(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER(CN26)
DRAM BORD8MB
(CN27)
CCD
F-ROM2 or 4 MB
4. Memory Transmission
Amp
ADC
(IC20,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
MODEMNCU
CCD
F-ROM2 or 4 MB
8/18/2019 PanasonicDP_130_150
11/132
12
5. Memory Preception
Amp
ADC
(IC20,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF
(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
MODEMNCU
CCD
6. Printing out
Amp
ADC
(IC20,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF
(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
CCD
8/18/2019 PanasonicDP_130_150
12/132
13
7. Scaner Input
CCD
Amp
ADC
(IC20,21)
SDRAM8MB
(IC27)
GA1
(IC7)
GA2
(IC30)
PM22/33
(IC32)
SDRAM
8MB
(IC28)
SH-2
(IC1)
LSU
GA3
(IC34)
IEEE1284 I/F
Control &
SYSTEM DMA BUS
Page Memory
Work Memory
BUF
(IC11)
CODEC
CPU
BUF
(IC35)
CONECTER
(CN26)
DRAM BORD8MB
(CN27)
F-ROM2 or 4 MB
8/18/2019 PanasonicDP_130_150
13/132
14
1.1.8. Modem and Peripheral Circuit (Optional FXB PCB)
This circuit consists of DSP, ROM, S-RAM, Analog Front End, Analog Master and peripheral circuitry.
This modem conforms to ITU-T, V.34, V.33, V.17, V.29, V.27ter, V.21 channel 2 (FSK), T.4, and T.30.
Macro order of DSP is sent from ROM to S-RAM and is outputted. DSP transfers/receives data from
Analog Front End and serial communication. Analog Front End communicates with the line through
Analog Master.
To Line
To Speaker
AnalogMaster
AnalogFrontEnd
DSP
IC901ModemCPU
IC906IC904
IC902
IC905S-RAM
ROM
ModemProgram
System BUS
Modem Circuit Block Diagram
1. Receive Signal Control CircuitThis circuit consists of Operational Amplifier, Analog Master, and its peripheral circuit. On the received
signal from a line transformer (HYBSR), diffraction of signal transmission is attenuated using the
hybrid circuit, and the frequency of signal is limited to a certain band using a second LPF.
The signal is input to the analog front end via the analog SW for switching over between HYSIG and
the gain switching amplifier. 1300-Hz signal and remote signal are detected from HYSIG by switching
SW1.
2. Transmission Signal Control Circuit
This circuit consists of Operational Amplifier, Analog Master, and its peripheral circuit. On the signaltransmission from the analog front end, frequency of the signal is limited to a certain band using a
second LPF, and diffraction of the signal to a reception circuit is attenuated using the hybrid circuit.
The signal is sent out from the line transformer.
8/18/2019 PanasonicDP_130_150
14/132
15
3.Line Monitor Circuit
The Line Monitor Circuit consists of an operational amplifier, analog master and its peripheral circuits.
Its function is to monitor the dial tone, DTMF tone, response signals, etc. over the speaker. It also
sounds the output of the key touch tones, alarm tones, etc. from the panel CPU over the speaker. The
received signal from the Ain (M) passes through an AGC circuit and is conditioned by the Analog Front-
End DSP and is then input to the Analog SW2 for volume control. The signal is then input to the
Speaker Amplifier, where it is amplified to a level sufficient to drive the speaker. The key touch tones
and Buzzer Signals from the panel are input to the Analog SW2 for volume control and then input to the
Speaker Amplifier. The monitor tone from the phone line and the buzzer tone from the panel can be
adjusted from the Control Panel.
HYSIG
RX signal
TX signal
Hybrid Circuit
Speaker
Amplifier Electronic Volume
Analog SW2
Buzzer Signal from Panel
AGC
Analog SW1
Gain SwitchAmplifier
Ain(M)
Aout(M)
Aout(V)
Analog Front-End DSP
LPF Fc:4.5KHz
LPF Fc:7.8KHz
HYBSR
Analog Master
IC906
8/18/2019 PanasonicDP_130_150
15/132
16
1.1.9. Line Control Board
The following shows a block diagram of the Line Control Board.
MODEM
PC2
CMLPLS
RingDetector
Line
Telephone
CML
C5
Q2
Off-Hook
Detector
HYBSR
< MDM >< LCU >
PC1
GND
T2
Q1
PC1
nCTON
PLS
CML
+24V
CMLD 5
PLSD 6
PC2
nHKOFF 9
+5V
+5V
L : Off-Hook
H : On-Hook
L : Ring In 10
H : FAX SideL : Telephone
CN7
H : Make
L : Break
for Auto Receive
IC
[DZYNA1435*]
MODEM
PC1
IC1 CML RL4
Ring
Detector
Line
CML
C5
HYBSR
< MDM >< LCE >
AGND
nCTON
RL4
CML
+24V
pCMLD 5
pPLSD 6
nHKOFF 9
+5V
L : Off-Hook
H : On-Hook
L : Ring In 10
H : Make
L : Break
IC
[DZEP000441]
DCHOLD
H : FAX SideL : Telephone
The Ring Detector consists of a photocoupler, PC2 (PC1 for LCE), and its peripheral circuits. The
ringing signal is a half-wave rectifier in the Ring Detector, and transferred through the nCTON signalline to the IC on the SC PC Board. The IC observes the signal to distinguish from signals caused by
chattering.
The Off-Hook Detector (External Telephone) circuit consists of the photocoupler, PC1 (IC1 for LCE),
and its peripheral circuits. When PC1 detects loop current flow, it emits a Low active output signal
(nHKOF) to the IC which monitors it for a specified time. If the IC detects no change in the Low signal
level, it determines that the External Telephone is Off-Hook.
8/18/2019 PanasonicDP_130_150
16/132
17
Dial Pulse Generator
The circuit consists of the CML relay, PLS relay and their peripheral circuits. This circuit generates
dial pulses. The CPU PC Board controls all dial pulse generation sequences. It turns relay CML and
PLS ON and OFF through the DZZSP58025. The status of the relays during dialing is shown below.
When the absence of the terminating message is confirmed by the Off-Hook detector, the CPU turns
CML relay ON to develop loop status (DC loop). After a few seconds, the CPU turns the PLS relay
On and Off to generate dial pulses, making and breaking the loop.
CML Relay
PLS Relay
Line release
Line status
make
break
Speechcondition
Firstdigit
Seconddigit
Prepause Inter-digitpause
make
break
make
break
Speechcondition
Speechcondition
Dial Pulse
DTMF Tone Generator
The circuit is incorporated in the MODEM PC Board. The DTMF tone is conveyed to the telephone
line using the same route as the facsimile signal. The DTMF tone selection is controlled by the CPU.
The relay status during dialing is shown below.
PLS Relay
CML Relay
Line release
Line status
make
break
Speechcondition
Firstdigit
Seconddigit
PrepauseInter-digit
pause
make
break
make
break
Speechcondition
Speechcondition
DTMF signal
DTMF Tone
8/18/2019 PanasonicDP_130_150
17/132
18
1.1.10. Laser Printer Motor Drive Circuit
1. System Description
It consists of 16 bit CPU TMP86CH06U, FROM for programming, peripheral I/O. The CPU controls
mechanism of Laser Printer, Fuser Lamp temperature, and Laser Unit.
CPUSH2
SH7041Processor
LD
PM
LSU
APC
5VLD
Drum
1284
IF
MM
LDSW
Fuser Lamp
TS
GA3IEEE1284
CPU
TMP86CH06U
GA1
IC7
LVPS
FROM
Motor
IC1
IC24
IC2,42
IC34 IC35
TH
2. Printer Motor Drive Circuit
This Printer Motor is a Brushless DC Motor.
nMMCNT : When the signal level goes Low, the Printer Motor starts rotating.
nMMLCK : Rotation status signal for Printer Motor. When the Printer Motor reaches a constant
speed, nMMRDY signal level goes Low.
The Printer Motor is powered by +24 VDC supply. When the interlocks are open, the +24 VDCsupply is cut off and the Printer Motor stops rotating.
CPUSH2
SH7041Processor
DT6
CN7
2
1
GA1
IC7
IC1
5V
144
111
nMMCNT
nMMLCK
8/18/2019 PanasonicDP_130_150
18/132
19
3. Fuser Lamp Drive Circuit
It consists of 1 Fuser Lamps and Fuser Lamp is controlled by two HTC PC Boards.
The Fuser Lamp is powered by 100 VAC. When the CN7, Pin 4 (HTCNT) on the LVPS PCB goes
LOW, the Fuser Lamp turns ON. This lights up the PC5 LED and activates the TR1 photo-triac, and
100 VAC is sent to the Fuser Lamp.
to CPU
Board
CN7
TR1
5V
4 PC5
AC1
L4
AC2
1
2
to Fuser Lamp
CN3
4. Interlock Safety Circuit
This safety circuit turns OFF the +24 VDC and +5 VDC supply voltages when the Printer Cover is
opened. When the Printer Cover is opened, the microswitch(es) on the LVPS Board are de-actu-
ated, turning OFF +24 VDC to the Printer Motor Drive Circuit, the HVPS, the Paper Feed Solenoid
Circuits, the Clutch Drive Circuit, and the Laser Driver Circuit on the Laser Unit.
LVPSSW2
to CPU PC board
to CPU PC board
CN5
124V
5V
CN6
1
SW3 SW4
8/18/2019 PanasonicDP_130_150
19/132
20
5. LSU Control Circuit
The laser control signals are described below.
Actual data is sent from CPU PCB to LSU.
nVIDEO : Actual data is outputted by these 2 signals.
ADJUST : Laser Power Sample/Hold Timing Signal.nHSYNC : This horizontal synchronization signal transmitted from the Beam Detection Sensor
sets the horizontal position of the laser beam as it crosses the OPC Drum.
ENABLE : The LSU is activated when this output signal is LOW. If an error occurs, the nLDON
output signal level goes High and the LSU is deactivated.
PMCLK : This is the Polygon Motor Drive Clock.
nPMLCK : When the Polygon Motor speed is constant, the nPMRDY is at a Low output signal
level.
nPMCNT : This is the Polygon Motor Control Signal. The Polygon Motor rotates when the nPMON
output signal level is LOW.
DT5
DT22
CPUSH2
SH7041Processor
IC1
143
90
113
nHSYNCIC13
IC11
5V
nPMCNT
PMCLK
nPMLCK
ENABLE
nVIDEO
ADJUST
11
13
12
5
6
7
4
GA1
IC7
CN4
8/18/2019 PanasonicDP_130_150
20/132
21
1.2. Power On Initial Flow Chart
1.2.1. Fax
API IC2(14) : Low / High
CPU(CS0)IC1CPU(50) -> IC7(150) -> (2) IC2(14)
CPU (RD)IC1CPU(43) -> IC5 -> IC2(54)
CPU(A1-3)(A0~20)IC7(7~39) -> MSC(14,16,17) -> IC2(4~32)
CPU(D0-16) IC1CPU(D0-16) -> IC2(33,35,38-)
Power CN13(12,13)5V -> CPUMasterClock
7.16Hz -> (94)IC1CPU( 107)28.3MHz
XTAL
-> BL108Reset ResetIC5(8) -> -> (173)
-> ->(108)IC1CPU
Power ON
Is Update Memory CardInstalled IC2(14) is Low ?
Initial Flow
CPU I/O Port Set
Y
Y
N
N
Panel Initial
Hardware Reset
Update Program
I/O Device Reset
I/O Device Port Set
1
0
Is program dateSame?
Boot Program in CPU Start
DRAM Working Area Clear
System Program (FROM) StartSystem Program (FROM) Start
0V
3.5V
8/18/2019 PanasonicDP_130_150
21/132
22
Initial Flow 2
FROM (Image area) initial
1
In case of replaced FROM on FXB PCBFROM IC1
formated ?
It may take 15 - 20 sec. During formatting.
Back up dataPARITY ERROR ?
Task Initialize Task initialize for Software.
Shipment setSystem data save to F-ROMF-ROM image area format
0
Back up data in SRAM Parameter, Journal,...
Image memory(F-ROM Card) Check
Confirmation of FROM Memory Card size.
Memory sizechange?
F-ROM image area format(New size)
0
Optional FROM Memory Card
2
Y
N
Y
N
Y
N
PRINTER initial
8/18/2019 PanasonicDP_130_150
22/132
23
Initial Flow 32
Confirmation of timer, Power OFF/ON,…..
PRINTER error ? APR-22-2000 10:00
00%
SCANNER error ?
EX.
EX.
EX.
JOB Recover, if need
SCANNER initial
DISPLAY ERROR DISPLAY DATE & TIME
CHECK PRINTER
E04
DOCUMENT JAM
J31
ADF COVER OPEN
J61
Y
N
Y
N
Initial Flow 4
ADF DoorOPEN ?
B Point OFF ?
SCANNER initial
EJECT START
END
Jam LengthOver ?
Error (Jam) Set
Info. Code 031
Error Set
Info. Code 061
Y
N
Y
N
Y
N
8/18/2019 PanasonicDP_130_150
23/132
24
1.2.2. Printer Initial Flow Chart
SC Initial End
Hard Reset
Start Watching I/O Port
IC7Pin109
Right Cover Open STOP
IC7
Pin115 Regist Sensor ON STOPL
N
IC1Pin54
Exit Sensor ON STOPL
H
IC1(53) 2nd Paper Pass Sensor ONFeed Cover Open
STOPL
H
IC1(52) 2nd Paper Detecting Sensor ON2nd Paper Tray Open
STOPH
H
L
When the optional2nd Feed Moduleis installed.
B
Y
8/18/2019 PanasonicDP_130_150
24/132
25
B
IC7(111) Main Motor
Rotation DefectH
L
Main Motor OnIC1(144)
Main Motor OnIC1 Pin144
Internal Process ofHigh Voltage OFF
Internal Process ofHigh Voltage ON
IC7-Pin85, 89
Fuser Heat-up(Lamps ON)
IC7(83)
H: ONL: OFF
L: StopH: High Speed
ServiceError STOP
IC7Pin112 Fan not ReadyH
L
ServiceError STOP
IC1(118)Vin < 0.016V
IC1(118)Vin increaseunder 0.016V
Thermistor OpenY
N
ServiceError STOP
Abnormal Temperature
N
Y Service
(Watching during Initial Operation)
Error STOP
Motor OFF
Fuser Idle(Lamps OFF)
Fan Motor OFF
Stand-by
8/18/2019 PanasonicDP_130_150
25/132
1 2 3
26
1 2 3
A
B
C
D
2 Schematic Diagram2.1. General Circuit Diagram System Circuit
1 2 3 4 5 6 7 8 9 1 0 1
1 1 2
1 3
1 4 C
N 4
E N A B L E
G N D
A D J U S T
P M C N T
G N D
P V P
P G N D
P M L C K
V I D E O
G N D
6 5 4 3 2 1
H P S N
V L
P C S N
G N D
V L
G N D
C N 5
H P S N
3 2 1
P l a t e n
/ A D F
O p e n
/ C l o s e
S e n s o r
1 3 2
L V P S
1 2 3 4 5 6
1 2 3 4 5 6 7 8 9
H V L K C
H V T C N T
H V C N T
G R E F
B R E F
H V B C N T
P V P
P G N D
9 8 7 6 5 4 3 2 1
HVPS
C N 8
3 4 5
M
M a
i n
M o
t o r
C P U P C B
F u s e r L a m p
T h e r m o s t a t x 2
E
A C 1
C N 1 0
1 3
A C 1
A C 2
C N 8
L a m p
U n
i t H o m e
P o s
i t i o n
S e n s o r
P C S N
1 2 3 4 5
M M C N T
G N D
M M L C K
C N 1
C N 7
5
4
3
2
1 0
9
8
7
6
5
4
3
V L
G N D
G N D
+ 1 2 V
C N 1 3
1 2 3 4 5 6 7 8 9 1 0
1 1
1 2
C N 1
G N D
V L
G N D
R R S N
V L
P F O S N
V L
G N D
G N D
P E S N
V L
P F O
S N
1 3 2
P a p e r
E x i t
S e n s o r
R R
S N
1 3 2
R e g
i s t -
r a t i o n
S e n s o r
E L P
P V P
T h e r m i s t o r
F u s e r U n i t
L P 1
2 1
1 0
T R E F
V R E F
1 0
P V P
S V P
P G N D
P G N D
V L
G N D
G N D
T E S N
V L
1 2 3
T E
S N
1
2
3
4
S V C N T
P V C N T
Z C R S
H T T R
C N 1 4
9 7 5 3 1
M
O p
t i c s
D r i v e
M o
t o r
1 2 3 4 5 C N 6
L M B B
L M B
L M A B
S V P
L M A
1
2
C P D A T
C P K E Y
3
4
5
6
7
8
9
1 0
L C L K
C P L D
C P L A T
K C L K
G N D
V L
C P W R
C N 2
C o n t r o l P a n e l P C B
C N 4 0 1
1
2
3
4
5
6
7
8
9
1 0
2 1
B y p a s s
S o
l e n o
i d
2 1
P i c k - u p
S o
l e n o
i d
2 1
R e g
i s t r a
t i o n
S o
l e n o
i d
1 2 3
F M
E x h u s
t F a n
M o
t o r
9 8 7 6 5 4 3 2 1 C N 3
P V P
H F S O L
E X F M
E X F L
P V P
R R S O L
P U S O L
P V P
P G N D
T o n e r L e v e l S e n s o r
P E
S N
1 3 2
P a p e r
D e t e c t i n g
S e n s o r
P M C L K
1 2 3 4 5 6 7 8 9 1 0
1 1
1 2
1 6
1 7 C
N 1 8
G N D
A F O S I Z 2
G N D
A F O S N
V L
G N D
V L
V L
V L
G N D
A F O S I Z 1
S T P S O L
1 8
1 9
2 0
2 1
2 2
2 3
2 4
2 5
2 6
A F R R C L
S V P
S V P
A D M B
A D M A
A F P S O L
A D M A B
S V P
A D M B B
S V P
1 2 3 4 5 6 7 8
G N D
S C R S N
P V P
S C P S O L
V L
V L
G N D
S C P E S N
C N 2 2
1 2 3 4 5 6 7 8 C N 1 9
G N D
A D P S N 2
A D P F S O L
P V P
V L
V L
G N D
A D P S N 1
2 0
1 9
1 8
1 7
C N 1 2
A G N D
V O U T E
A G N D
1 6
1 5
1 4
1 3
1 2
1 1
1 0 9 8
A G N D
C C D A D T
F C K
S C K
R S 1
C C D A C L K
C C D A L D
G N D
V O U T O
7 6 5 4 3 2 1
+ 1 2 V
A G N D
- 1 2 V
G N D
G N D
V L
1 2 3
P G N D
P G N D
C N 1 6
R S 2
L P C N T
S C P E
S N
1 2 3
R e g i s t r a t i o n
S e n s o r
3 1 2
P a p e r
D e
t e c
t i n g
S e n s o r
S C R
S N
2 1
P a p e r F e e
d
S o l e n o
i d
A F O
S I Z 1
1 2 3
P a p e r S i z e
D e t e c t i n g
S e n s o r
A F O
S N
1 2 3
R e g
i s t r a
t i o n
S e n s o r
3 1 2
C o v e r
O p e n
/
C l o s e
S e n s o r
A F R R
S N
2 1
S t a m p
S o
l e n o
i d
2 1
R e g i s t r a t i o n
C l u t c h
2 1
P a p e r F e e d
S o l e n o i d
9 7 5 3 1
M
A D F D r i v e
M o
t o r
1 2 3 4 5 6 7 8 9 1 0
1 1
1 2
1 3
1 4
1 5
1 6
1 7
1 8
1 9
2 0 C
N 8 0 1 CCD PCB
A D F
S N 1
1 2 3
2 1
P a p e r
E x
i t S o
l e n o
i d
8 7 6 5 4 3 2 1 5 4 3 2 1
LSU
1 0
A D U
2 n d P a p e r F e
e d
A D F
A C 2
C N 2
- 1 2 V
S D R A M
7 2 P i n
2 M B
C N L S C N L S M
A F R R S N
2 1
M a r k
( R
)
6
S V P
1 1
1 2
1 1
1 2
1 3
1 4
1 5
G N D
A P E S N
V L
P a p e r
D e
t e c
t i n g
S e n s o r
3 1 2
A F P E
S N
P o
l y g o n
M o
t o r
C N T H
1
2
3
4
1
2
3
4
8
9
1 0
1 1
1 2
1 3
S 1
E
O n
l y f o r
E u r o p e
i n
r e t
1 2 3 4 5 6 7 8
C N P F
2 1 C N 2 1
A D S B S O L 2
P V P
2 1
A D U S o
l e n o
i d 2
2
A D S B S O L 1
2 1
2
1
E P C N T
V L C
G N D
1 4
1 5
C N 5
C N 6
C N 3
O n
l y f o r
N o r t
h A m e r i c a
2 4 V
L a s e r
1 2
O n
l y f o r
E u r o p
C h o k e
F u s e r
L P 2
A C 2
I n t e r l o
c k S w
i t c
h
S 2
S 3
S 4
2 7
2 8
1 1
S V P
1 1
1 5
1 5
1 3
1 2
1 1
V L _ L S U
3 . 3 V
C N 7
C N 9
3 . 3 V
G N D
A G N D
1 2 3 4 5 6
1 2 3 4 5 6
9
2 1
C N A F S C
C N A F C C
N S T C
F l a t
C a b l e
C N T S
1 4
C N 4
P V P
S H
7
V L
_ L S U
H S Y N C
1 5
1 6
1 3
1 4
E P K E Y
E P L E D
1 3
1 4 1 2 3 4
T X D 1 O U T
R X D 1 I N
G N D
V L
1 2 3
H F P S 1
H F P S 2
G N D
C N 1 7
4
G N D
2
M S
M S
C N 1 5
C N 2 0
1 2
E L
D i s c h a r g e L a m p
1 2
C N E L
I n v e r t e r P C B
E x p o s u r e L a m p
1 1 4
S V P
6
7
1
3
4
5
2
F 2
F 1
F 3
1 2 3
C N A D 1 C
P a p e r
P a s s
S e n s o r
M o d u l e ( O p t i o n )
F l a t C a b l e
B y p a s s
P a p e r
S i z e
D e
t e c
t i n g
S w
i t c
h
1
M
P o w e r
S w
i t c
h
.....AC120V/220–240V Line
.....DC24V Line
.....DC5V Line
P u
l s e
5
0
5
0
2 4
0
2 4
0
2 4
0
D e
t e c
t
5
0 O N
5
0
5
0
5
0
5
0
2 4
0
2 4
0
2 4
0 P u
l s e
5
0
2 4
0
5
0
2 4
0
5
0
2 4
0
2 4
0
2 4 0
5 0
5
0
2 4
0
C l o s e C
l o s e
C l o s e
2 4
0
5
0
5
0
5
0
D e
t e c
t
A D U S o
l e n o
i d 1
L a s e r
THE PARTS WITH MARK ON THIS SCHEMATICDIAGRAM INCORPORATE SPECIAL FEATURES
IMPORTANT FOR SAFETY
WHEN SERVICING IT IS ESSENTIAL THAT ONLY
MANUFACTURE'S SPECIFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE PARTS WITH
MARK OF THE SCHEMATIC.
IMPORTANT SAFETY NOTICE
A C 1
C N 1
( B r o w n )
( B l u e )
( B l a c k )
( W h i t e )
( R e d )
( W h i t e )
L N
( G r e e n /
Y e l l o w )
( G r e e n o r G r e e n / Y e l l o w )
L N
F o r
D P - 1
5 0 A / P A / F P / F X
, D
P - 1
3 0 F P
CN701
2 3 1
1 2 3 4
4
5
C N 2
C N 1
E 4
E 3
M i a n M e t a l F r a m e
E 2
E 1
2 n d C a s s e t t e M o d u l e
M e t a l F r a m e
A D F
M e t a l
F r a m e
M i a n
M e t a l F r a m e
F o r
D P - 1
5 0 A / P A / F P / F X
F o r
D P - 1
5 0 F X
N
M i a n M e t a l F r a m e
M i a n
M e t a l F r a m e
8/18/2019 PanasonicDP_130_150
26/132
8/18/2019 PanasonicDP_130_150
27/132
8/18/2019 PanasonicDP_130_150
28/132
8/18/2019 PanasonicDP_130_150
29/132
8/18/2019 PanasonicDP_130_150
30/132
1 2 3
31
1 2 3
A
B
C
D
Mode
FFPWB0For DP-13
O 2
I3
I6
I11
I14
VCC1
VCC8
COM9
COM16
O 7
O 10
O 15
PGND 4
PGND 5
PGND 12
PGND 13
IC18
TD62308BP-1
VL
C36 ECJ1VF1C104Z
PVP
nRRSOLnRRSOL
D51SR139400T32
nHFSOLnRRSOLInHFSOLI
nHFSOLI nHFSOLnRRSOLI
D61SR139400T32
D81SR139400T32
nPUSOLI nPUSOLI
nPUSOLnPUSOL
(0.4A)(0.4A)
(0.4A) nELP
nELPnELPI
nELPI (0.4A)
INA6
INA5
INB17
INB16
GNDA4
RSA9
SYNCA2
REFA3
GNDB15
RSB10
SYNCB13
REFB14
VSA 7
OUTA 1
OUTA 8
OUTB 11
OUTB 18
VSB 12
IC19
SLA7032M
nLMAInLMABInLMBInLMBBI
nLMAInLMABInLMBInLMBBI
R63ERJ3GSYJ103V
R64ERJ3GSYJ103VR65
ERJ3GSYJ103V
R66ERJ3GSYJ103V
VL
R114ERX2SJ1R0E
R115ERX2SJ1R0E
R116
ERJ3EKF3900V
R117
ERJ3EKF1000V
VL
nLMENB nLMENB
ZD21ZB51TPA3
D10
1DL42TPA3
D111DL42TPA3
D121DL42TPA3
D131DL42TPA3
SVP
nLMAnLMAB
nLMBnLMBB
C109ECJ2VF1H104Z
C124ECA1VM101B
nLMAnLMAB
nLMBnLMBB
(1A)(1A)
(1A)
(1A)
R67ERJ3GSYJ103V
R68ERJ3GSYJ103VR69
ERJ3GSYJ103V
R70ERJ3GSYJ103V
VL
R118
ERJ6GEYJ472V
R71
ERJ3GSYJ103V
nEXFMI pEXFM
PVPR38
ERJ3GSYJ472V
nEXFMI pEXFM
B
E
C
Q52SA1674TA
D91SR139400T32R39
ERJ3GSYJ472V
VL
(0.2A)
(1A)
(1A)
(1A)
R110
ERJ3EKF1000VDT29DTC114EKA146LMPDWN
LMPDWN
C144ECJ1VB1H102K
C145ECJ1VB1H102K
B
E
C
Q72SC2412KT146
10 11IC11E
TC74V
TXD1
RXD1
TXD1
RXD1
R112ERJ3GSYJ103V
VL
1011
IC13E
TC74VHC14FEL
1DT48DTC114EKA146
Q19
2SD1994ATA
PVP
D311SR139400T32
nCT
DT49DTC114EKA146
nCTS
R340
ERJ3GSYJ103V
VL
nCTI nCTI
nCTS
nCT
R341
ERJ3GSYJ103V
VL
[2:B5]
[2:C6]
[2:C6]
[2:C6][2:C6][2:C6]
[2:C6]
[3:C1][3:C1][3:C1][3:C1]
[3:C1]
[3:C1]
[3:C1]
[7:C1]
[7:B1][7:B1]
[7:B1]
[7:D1][7:D1]
[7:E2][7:D1]
[7:E4]
[4:D1]
[7:D1]
8/18/2019 PanasonicDP_130_150
31/132
1 2 3
32
1 2 3
A
B
C
D
Mode
FFPWB0For DP-13
R119
ERJ3GSYJ750V
DA41SS396
VL
-PD20
DVDD19
AVDD18
BIAS17
Ain16
AVSS15
1/2Vref14
Vref+13
Vref-12
DVSS11
CK 10
OVF 9
DB7 8
DB6 7
DB5 6
DB4 5
DB3 4
DB2 3
DB1 2
DB0 1
IC20
TC35071F
C49
ECJ1VF1C104Z
C50ECJ1VF1C104Z
C51
ECJ1VF1C104Z
VL
C52ECJ1VF1C104Z
OGSET
C53
ECJ1VF1C104Z
ADCLK2
+12V
3
21
8
4
+
-
IC22A
LM6172IM
-PD20
DVDD19
AVDD18
BIAS17
Ain16
AVSS15
1/2Vref14
Vref+13
Vref-12
DVSS11
CK 10
OVF 9
DB7 8
DB6 7
DB5 6
DB4 5
DB3 4
DB2 3
DB1 2
DB0 1
IC21
TC35071F
C54
ECJ1VF1C104Z
C55ECJ1VF1C104Z
C56
ECJ1VF1C104Z
VL
C57ECJ1VF1C104Z
EGSET
C58
ECJ1VF1C104Z
ADCLK1
SVDATAA0
R78
ERJ3GSY0R00V
R79
ERJ3GSY0R00V
C136
ECJ1VF1E104Z
R80
ERJ3GSY0R00V
-12V
C137
ECJ1VF1E104Z
C59ECJ1VF1C104Z
VOUTE
R120
ERJ3GSYJ750V
DA51SS396
VL
+12V
R81
ERJ3GSY0R00V
C60ECJ1VF1C104Z
VOUTO 5
67
0
0
+
-
IC22B
LM6172IM
C138ECJ1VF1E104Z
R82
ERJ3GSY0R00VR83
ERJ3GSY0R00V
C61ECJ1VF1C104Z
C62ECJ1VF1C104Z
SVDATAA1SVDATAA2SVDATAA3SVDATAA4SVDATAA5SVDATAA6SVDATAA7
SVDATAB6SVDATAB7
SVDATAB4SVDATAB5
SVDATAB2SVDATAB3
SVDATAB0SVDATAB1
BL57BLM11B221SDT
BL58BLM11B221SDT
BL59
BLM11B221SDT
BL60
BLM11B221SDT
BL61BLM11B221SDT
BL62BLM11B221SDT
C70
ECEA1CKA100B
C71ECEA1CKA100B
C73
ECEA1CKA100B
C74ECEA1CKA100B
VOUTE
VOUTO
OGSET
EGSET
ADCLK2
ADCLK1
3
21
8
4
+
-
IC23A
BA10358FT2
5
67
0
0
+
-
IC23B
BA10358FT2
BL84BLM11B121SDT
BL85BLM11B121SDT
(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)
(ANALOG)(ANALOG)
TL9
TL10
(NOT MOUNT)
(NOT MOUNT)
(NOT MOUNT)
(NOT MOUNT)
1
1
(NOT MOUNT)
(NOT MOUNT)
1 3
2
NF14NFM839470101
1 3
2
NF15NFM839470101
C72ECEA1CKA100B
C69ECEA1CKA100B
[7:F5]
[7:F5]
[3:B5]
[3:B5]
[3:E3]
[3:E3]
8/18/2019 PanasonicDP_130_150
32/132
8/18/2019 PanasonicDP_130_150
33/132
8/18/2019 PanasonicDP_130_150
34/132
8/18/2019 PanasonicDP_130_150
35/132
8/18/2019 PanasonicDP_130_150
36/132
8/18/2019 PanasonicDP_130_150
37/132
8/18/2019 PanasonicDP_130_150
38/132
8/18/2019 PanasonicDP_130_150
39/132
1 2 3
40
1 2 3
A
B
C
D
Model
FFPWB0665 For DP-150FFPWB06651 For DP-150FFPWB06652 For DP-130FFPWB06653 For DP-150
R119
ERJ3GSYJ750V
DA41SS396
VL
-PD20
DVDD19
AVDD18
BIAS17
Ain16
AVSS15
1/2Vref14
Vref+13
Vref-12
DVSS11
CK 10
OVF 9
DB7 8
DB6 7
DB5 6
DB4 5
DB3 4
DB2 3
DB1 2
DB0 1
IC20
TC35071F
C49
ECJ1VF1C104Z
C50ECJ1VF1C104Z
C51
ECJ1VF1C104Z
OGSET
ADCLK2
+12V
3
21
8
4
+
-
IC22A
LM6172IM
-PD20
DVDD19
AVDD18
BIAS17
Ain16
AVSS15
1/2Vref14
Vref+13
Vref-12
DVSS11
CK 10
OVF 9
DB7 8
DB6 7
DB5 6
DB4 5
DB3 4
DB2 3
DB1 2
DB0 1
IC21
TC35071F
C54
ECJ1VF1C104Z
C55ECJ1VF1C104Z
C56
ECJ1VF1C104Z
VL
C57ECJ1VF1C104Z
EGSET
C58
ECJ1VF1C104Z
ADCLK1
SVDATAA0
R79
ERJ3GSY0R00V
C136
ECJ1VF1E104Z
R80
ERJ3GSY0R00V
-12V
C137
ECJ1VF1E104Z
C59ECJ1VF1C104Z
VOUTE
R120
ERJ3GSYJ750V
DA51SS396
VL
+12V
C60ECJ1VF1C104Z
VOUTO
5
67
0
0
+
-
IC22B
LM6172IM
C138ECJ1VF1E104Z
R82
ERJ3GSY0R00VR83
ERJ3GSY0R00V
C61ECJ1VF1C104Z
C62ECJ1VF1C104Z
SVDATAA1SVDATAA2SVDATAA3SVDATAA4SVDATAA5SVDATAA6SVDATAA7
SVDATAB6SVDATAB7
SVDATAB4SVDATAB5
SVDATAB2SVDATAB3
SVDATAB0SVDATAB1
BL57MMZ1608D121B
BL58
MMZ1608D121B
BL59
MMZ1608D121B
BL60
MMZ1608D121B
BL61
MMZ1608D121B
C73
ECEV1CA100SR
C74ECEV1CA100SR
VOUTE
VOUTO
OGSET
EGSET
ADCLK2
ADCLK1
3
21
8
4
+
-
IC23A
BA10358FT2
5
67
0
0
+
-
IC23B
BA10358FT2
BL84MMZ1608D121B
BL85MMZ1608D121B
(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)
(ANALOG)(ANALOG)
(ANALOG)
(ANALOG)(ANALOG)
TL9
TL10
(NOT MOUNT)
(NOT MOUNT)
C52ECJ1VF1C104Z
C53
ECJ1VF1C104Z
(NOT MOUNT)
(NOT MOUNT)
1 3
2
NF14NFM839470101
1 3
2
NF15NFM839470101
C246ECEV1CA100SR
C247ECEV1CA100SR
[3:E3]
[3:E3]
[3:B5]
[3:B5]
[11:F5]
[11:F5]
8/18/2019 PanasonicDP_130_150
40/132
8/18/2019 PanasonicDP_130_150
41/132
8/18/2019 PanasonicDP_130_150
42/132
1 2 3
43
1 2 3
A
B
C
D
Model
FFPWB0665 For DP-150FFPWB06651 For DP-150FFPWB06652 For DP-130FFPWB06653 For DP-150
V D D
3 2
V D D
3 4
R A [ 1 4 ]
2
R A [ 1 3 ]
3
R A [ 1 2 ]
4
G N D
9
R A [ 1 1 ]
5
R A [ 1 0 ]
6
R A [ 9 ]
7
R A [ 8 ]
8
R A [ 7 ]
1 3
R A [ 6 ]
1 4
R A [ 5 ]
1 5
R A [ 4 ]
1 6
G N D
1 1
R A [ 3 ]
1 7
R A [ 2 ]
1 8
R A [ 1 ]
1 9
R A [ 0 ]
2 0
V D D
1 0
/ R E [ 1 ]
2 3
/ R E [ 0 ]
2 4
/ R A M W R
2 5
/ R A M O E
2 6
G N D
3 1
G N D
3 3
R D [ 7 ]
2 7
R D [ 6 ]
2 8
R D [ 5 ]
2 9
R D [ 4 ]
3 0
V D D
1 2
V D D
2 2
R D [ 3 ]
3 5
R D [ 2 ]
3 6
R D [ 1 ]
3 7
R D [ 0 ]
3 8
G N D
2 1
A L D [ 0 ]
3 9
A L D [ 1 ]
4 0
GND 49
VDD 50
VDD 72
ALD[2] 41
ALD[3] 42
VDD 48
ALD[4] 43
ALD[5] 44
ALD[6] 45
GND 47
ALD[7] 46
OD[0] 51
OD[1] 52
OD[2] 53
VDD 62
OD[3] 54
OD[4] 55
GND 61
OD[5] 56
OD[6] 57OD[7]
58
OD[8] 63
GND 59
OD[9] 64
OD[10] 65
VDD 60
OD[11] 66
OD[12] 67
OD[13] 68
GND 71
OD[14] 69
OD[15] 70
GND 73
OFRDY 75
/OSTRB 76
/ODACK 77
ODREQ 78
LSYNC 79
/OBACK 80
VDD 74
/ I N T
1 1 5
I F R D Y
1 1 9
V D D
9 5
D O N E
1 1 4
/ I D A C K
1 1 8
/ I B A C K
1 1 6
C D [ 1 5 ]
8 2
C D [ 1 4 ]
8 3
I D R E Q
1 1 7
G N D
9 0
C D [ 1 3 ]
8 4
C D [ 1 2 ]
8 5
V D D
1 0 5
C D [ 1 1 ]
8 6
C D [ 1 0 ]
8 7
G N D
9 2
C D [ 9 ]
8 8
C D [ 8 ]
8 9
V D D
1 0 7
C D [ 7 ]
9 6
C D [ 6 ]
9 7
V D D
9 3
C D [ 5 ]
9 8
C D [ 4 ]
9 9
V D D
1 0 9
C D [ 3 ]
1 0 0
C D [ 2 ]
1 0 1
G N D
9 4
G N D
1 0 4
C D [ 1 ]
1 0 2
C D [ 0 ]
1 0 3
/ R D
1 1 0
/ W R
1 1 1
I / D
1 1 2
/ C S
1 1 3
G N D
1 0 6
G N D
1 0 8
V D D B I A S
8 1
N C
1 2 0
NC121
A_GND131
VDD126
PLL_BYP129
A_VDD132
CLK_OUT130
GND125
GND127
TESTOUT139
/ISTRB122
/IN OVR123
/RESET124
CLOCK 136
TESTIN140
ID15141
ID14142
ID13
143
ID12144
GND135
ID11145
ID10146
ID9147
ID8148
VDD128
ID7153
ID6154
GND137
GND151
ID5155
ID4156
ID3157
ID2158
ID1159
ID0160
VDD133
VDD134
VDD138
R A [ 1 5 ]
1
V D D
9 1
VDD152
GND149
VDD150
IC32
PM22/33
D[0..15]
I_DNWRLnRD
nRDNWRLI_D
D[0..15]
D 1 5
D 0 D 1 D 2 D 3 D 4 D 5 D 6 D 7
D 8 D 9 D 1 0
D 1 1
D 1 2
D 1 3
D 1 4
IOD15
IOD0IOD1IOD2IOD3IOD4IOD5IOD6
IOD7
IOD8IOD9IOD10IOD11IOD12IOD13IOD14
C178ECJ
C181
ECJ1VF1C104Z
C182
ECJ1VF1C104Z
C183
ECJ1VF1C104Z
CS_CO1CS_CO1
INTCO
IDREQ
R282ERJ3GSYJ102V
IDACK
R138
ERJ3GSYJ103V
nRST0
R141
E R J 3 G S Y J 1 0 3 V
C184ECJ1VF1C104Z
C185
ECJ1VF1C104Z
C202
ECEV1CA100SR
C186ECJ1VF1C104Z
C187ECJ1VF1C104Z
C188ECJ1VF1C104Z
R166
E R J 3 G S Y
J 4 7 2 V
nRST0
C189
ECJ1VF1C104Z
C190ECJ1VF1C104Z
C191
ECJ1VF1C104Z
PLLBYP
R142ERJ3GSYJ103V
R143ERJ3GSYJ103V
PLLBYP
INTCO
IDREQIDACK
PM22
R164
ERJ3GSY0R00V
R165ERJ3GSY0R00V
3.3V_PM2
3.3V_PM2
3.3V_PM2
3.3V_PM2
3.3V_PM2
3.3V_PM2
IOD0IOD1IOD2IOD3IOD4IOD5IOD6IOD7
IOD15
IOD8IOD9IOD10IOD11IOD12
IOD13IOD14
IDBACK IDBACK
TL70
TL71TL72TL73TL74TL75TL76
TL77TL78TL79TL80TL81TL82
TL85TL86
TL87TL88TL89TL90TL91TL92TL93
TL94
TL95TL96TL97
TL98
TL99
TL100TL101TL102
TL103TL104TL105
TL106
TL107
TL8
T L 1 6
(NOT MOUNT)
(NOT MOUNT)
SYSCK BL81 ERJ3GSYJ101V
SYSCK
C256ECEV1CA100SR
C258ECJ1VF1C104Z
A2
Y 4
VCC 5
GND 3
NC1
IC43
TC7SH04FUEL
VL
2
3.3V_PM23.3V
1 3
2
NF28
NFM60
2
1
1
1
1
1
1
1
3.3V_PM2
2
NF34
ERJ6GEY0R00V
NF27
ERJ6GEY0R00V
[2:F1] [3:F1] [4:B3] [8:E1] [11:D5]
[2:C3] [3:A3] [4:C2]
[2:B4] [3:D1] [4:B3]
[2:D6] [3:D1] [4:B3] [8:C1] [11:B5][2:D6] [3:D1] [4:B3] [8:C1] [11:B5]
[4:A3][4:A4][4:A4][4:A4]
[4:A4]
[4:A4]
8/18/2019 PanasonicDP_130_150
43/132
8/18/2019 PanasonicDP_130_150
44/132
1 2 3
45
1 2 3
A
B
C
D
2.4. CCD PC Board
R12L12111TG12221L2R2OFF_E
VOUTEVOUTO
OFF_O
CCDANACCDANA.sch
OFF_EOFF_O
VOUTOVOUTE
112L121R1121L222R2TG
CCDDIGICCDDIGI.sch
R1
OFF_OOFF_ER21L22212TG11212L1
TGR2221L212R1212L111OFF_O
VOUTEVOUTO
VOUTOVOUTE
OFF_E
8/18/2019 PanasonicDP_130_150
45/132
1 2 3
46
1 2 3
A
B
C
D
C812ECJ1VF1E104Z
C813ECJ1VF1E104Z
C814
ECJ1VF1E104Z
C815
ECJ1VF1E104Z
C822
ECJ1VF1C104Z
C823ECJ1VF1C104Z
C818ECEA1VKA100B
C841ECEA1CKA101B
C819ECEA1VKA100B
BL802
BLM21P221SGT
BL803
BLM21P221SGT
BL804
BLM21P221SGT-12V
AGND+12VSGNDVL
+12V
-12V
+5VC824ECJ1VF1C104Z
+5V
C836ECUV1H220JCV
C837ECUV1H220JCV
C838ECUV1H220JCV
C839ECUV1H220JCV
C840ECUV1H100DCV
C842ECUV1H471JCV
C843ECUV1H471JCV
C844ECJ1VB1H222K
nR2nR1nSCK nFCK nTG
CCDADTCCDACLK CCDALD
VOUTE
VOUTO
ZD801MA3051MTX
R850ERJ3GSYJ122V
C825
ECJ1VF1C104Z
+12V
+5V
VOUTO
VOUTE
1
8 2
7 3
6 4
5
RA803MNR14EABJ103
1
8 2
7 3
6 4
5
RA804MNR14EABJ103
+5V
nTGB1nFCKB1nSCKB1nR1B1nR2B1
R851ERJ8GC0R00V
1 2
IC807A
TC74AC04FT2
3 4
IC807B
TC74AC04FT2
5 6
IC807C
TC74AC04FT2
89
IC807D
TC74AC04FT2
1011
IC807E
TC74AC04FT2
1213
IC807F
TC74AC04FT2
nFCKB
nSCKB
nSCKB
nR1B
11
2L1
21
R1
1 2
IC808A
TC74AC04FT2
3 4
IC808B
TC74AC04FT2
5 6
IC808C
TC74AC04FT2
89
IC808D
TC74AC04FT2
1011
IC808E
TC74AC04FT2
1213
IC808F
TC74AC04FT2
12
1L2
22
R2
TG
nFCKB
nFCKB
nSCKB
nR2B
nTGB
C828ECJ1VF1C104Z
C829
ECJ1VF1C104Z
BL805BLM21P221SGT
C833
ECEA1CKA100B
+5V
+5VF
C830 E
R861
ERJ3GSYJ220V
nTGB1 nTGB
R862
ERJ3GSYJ220V
nFCKB1 nFCKB
R863
ERJ3GSYJ220V
nSCKB1 nSCKB
R864
ERJ3GSYJ220V
nR1B1 nR1B
R865
ERJ3GSYJ220V
nR2B1 nR2B
R866
ERJ3GSYJ103V
BL810
ERJ3GSYJ101V
BL811
ERJ3GSYJ101V
BL812
ERJ3GSYJ101V
BL813
BLM11B121SDT
BL814
ERJ3GSYJ331V
BL815
ERJ3GSYJ331V
BL816
ERJ3GSYJ331V
BL817
ERJ3GSYJ331V
1234567891011121314151617181920
CN801
20FE-BT-VK-N
T801
TL
T802
TL
T808
TL
A02
A13
A24
A35
A46
A57
A68
A79
B0 18
B1 17
B2 16
B3 15
B4 14
B5 13
B6 12
B7 11
E19 DIR
1
VL 20GND
10IC804
T7VHCT245FEL
+5V
1
2
8/18/2019 PanasonicDP_130_150
46/132
1 2 3
47
1 2 3
A
B
C
D
GND1
NC 22
NC 21
VOUT2 20
VOD 19
R2 18
1L2 17
NC 16
NC 15
22 14
12 13
TG 12
NC11
1110
219
NC8
NC7
2L16
R15
NC4
VOUT13
NC2
IC801
UPD3739D
C801ECUV1H102ZFV
C802ECUV1H102ZFV
R801
ERJ3GSYJ201VR803
ERJ3GSYJ151VR809
ERJ3GSYJ2R2VR810
ERJ3GSYJ2R2V
R802
ERJ3GSYJ201V
R804
ERJ3GSYJ151V
R811
ERJ3GSYJ2R2V
R812
ERJ3GSYJ2R2V
R813
ERJ3GSYJ2R2V
R1
2L1
21
11
TG
12
22
1L2
R2
C807ECJ1VF1E104Z
C817ECEA1VKA470B
BL801
BLM21P221SGT
+12V
Q8012SA1022TX
Q8022SA1022TX
Q8032SC2295TX
Q8042SC2295TX
R805
ERJ3GSYJ470V R806
ERJ3GSYJ470V
R814ERJ3GSYJ102V
R816ERJ3GSY0R00V
R826ERJ3GSYJ472V
+12V
R807
ERJ3GSYJ470V
R815ERJ3GSYJ102V
R817ERJ3GSY0R00V
R808
ERJ3GSYJ470V
R827ERJ3GSYJ472V
+12V
3
21
8
4
IC802A
LM6172IM
R828
ERJ3EKF2000V
R832
ERJ3EKF1201V
R829
ERJ3EKF2000V
R833
ERJ3EKF1201V
C820ECJ1VF1C104Z
C821
ECJ1VF1C104Z
C831ECEA1CKA100B
C832ECEA1CKA100B
OFF_E
C808ECJ1VF1E104Z
R838ERJ3GSYJ101V
+12V
R839ERJ3GSYJ101V
C809ECJ1VF1E104Z
-12V
R842ERJ3GSYJ750V
5
67
IC802B
LM6172IM
R830
ERJ3EKF2000V
R835
ERJ3EKF1201V
R831
ERJ3EKF2000V
R836ERJ3EKF1201V
R844ERJ3GSYJ750V
OFF_O
C834
ECUV1H100DCV
C835
ECUV1H100DCV
NOT MOUNT
NOT MOUNT
NOT MOUNT
NOT MOUNT
8/18/2019 PanasonicDP_130_150
47/132
1 2 3
48
1 2 3
A
B
C
D
2.5. PNL PC Board (V/P Model)
1 2
IC401A
TC74HC14AFEL
5 6
IC401C
TC74HC14AFEL
3 4
IC401B
TC74HC14AFEL
89
IC401D
TC74HC14AFEL
1011
IC401E
TC74HC14AFEL
1213
IC401F
TC74HC14AFEL
C405
C2012F1E104Z
VL
C410ECBT1H101KB5
C408ECBT1H101KB5
R410
ERJ6GEYJ101V
R406
ERJ6GEYJ101V
R408
ERJ6GEYJ101V
C 4 0 1
E C E A 1 C K S 1 0 0 Q
C409ECBT1H102KB5
R403ERJ6GEYJ331V
R407ERDS2TJ102T
R405ERDS2TJ102T
R 4 0 9
E R D S 2 T J 3 3 1 T
R401
ERJ6GEYJ102V
VL
C406
ECBT1H102KB5
C403
C2012F1E104Z
VL
VL
VL
VL
R402
ERDS2TJ101T
C407ECBT1H101KB5
C 4 0 2
R P E 1 3 2 F 1 0 4 Z T
nCPDATA
nCPKEY
LCLK CPLD
CPLATCH
KCLK
SW401 E V Q 2 1 5 0 5
VL
C404
C2012F1E104Z
R414
ERDS2TJ331
R415ERDS2
D430
MA165TA
D
MA165
Q4012SB1278
R411
ERDS2TJ331T
R413ERDS2TJ103T
R412ERDS2TJ331T
nSEL0nSEL1nSEL2nSEL3
S W 4 1 3
K S H 0 6 1 2 A T
SW411
K S H 0 6 1 2 A T
SW408
K S H 0 6 1 2 A T
SW407
K S H 0 6 1 2 A T
SW403
K S H 0 6 1 2 A T
SW410
K S H 0 6 1 2 A T
S W 4 0 9
K S H 0 6 1 2 A T
S W 4 1 2
K S H 0 6 1 2 A T
SW406
K S H 0 6 1 2 A T
SW405
K S H 0 6 1 2 A T
SW404
K S H 0 6 1 2 A T
R 4 2 9
E R D S 2 T J 1 0 3 T
R 4 2 8
E R D S 2 T J 1 0 3 T
R 4 2 7
E R J 6 G E Y J 1 0 3 V
R 4 2 6
E R D S 2 T J 1 0 3 T
R 4 2 5
E R D S 2 T J 1 0 3 T
R 4 2 4
E R J 6 G E Y J 1 0 3 V
(SEL0) (SEL1)Zoom(50%)
Clear/Stop Sort
Zoom(200%)
(SEL1)
(SEL0)
R 4 3 6
E R D S 2 T J 6 8 0 T
R 4 3 5
E R D S 2 T J 6 8 0 T
R 4 3 4
E R D S 2 T J 6 8 0 T
R 4 3 3
E R D S 2 T J 6 8 0 T
R 4 3 2
E R D S 2 T J 6 8 0 T
R 4 3 1
E R D S 2 T J 6 8 0 T
nSEL0 nSEL1
pDRV0 pDRV1
pDRV0 pDRV1
D22D23D24D25D26D27
SortWait
87%82%
71%PHOTO115%Online AUTO
Drum100%Zoom
SW402
E V Q P E S 0 5 B
D0D1D2D3D4D5D6
D7SER
10
A 11
B 12
C 13
D 14
E 3
F 4
G 5
H 6
QH9
CLK 2
QH7
INH 15
SH/LD 1
VCC16
GND8
IC402
TC74HC165FEL
QA 1
QB 2
QC 24
QD 23
QE 22
QF 21
QG 20
QH 19
QI 18
QJ 17
QK 16
QL 15
QM 14
QN 13
QO 11
QP 12
A4
OE5
CKL6
CKS8
SQP 10
VCC3
GND9
R7
IC403
M66311FP250D
D420
L N J 3 0 1 M P U J
A
D421
L N J 3 0 1 M P U J
A
D422
L N J 3 0 1 M P U J
A
D423
L N J 3 0 1 M P U J
A
D407
L N J 3 0 1 M P U J
A
D408
L N J 3 0 1 M P U J
A
D406
L N J 3 0 1 M P U J
A
D415
L N J 3 0 1 M P U J
A
D416
L N J 3 0 1 M P U J
A
D417
L N J 3 0 1 M P U J
A
D419
L N J 3 0 1 M P U J
A
D413
L N J 3 0 1 M P U J
A
D404
L N J 3 0 1 M P U J
A
D418
L N J 3 0 1 M P U J
A
D414
L N J 3 0 1 M P U J
A
D405
L N J 3 0 1 M P U J
A
D402
L N J 3 0 1 M P U J A
DT401
DTC143EKA146
BL402BLO1RN1A63T6
B L 4 0 1
B L O 1 R N 1 A 6 3 T 6
(for IC401)
D410
L N J 8 0 1 L P D J
A
D411
L N J 8 0 1 L P D J
A
D403
L N J 8 0 1 L P D J
A
D409
L N J 8 0 1 L P D J
A
D412
L N J 8 0 1 L P D J
A
R423:ReserveR430:Reserve
pEPLEDnEPKEY
VLGND
V Model
R404
ERDS2TJ101T
R457
ERDS2TJ221T
123
4567
891011121314
CN401
DF1114DP2DS
1
Duplex
Exposure
Paper Tray
Start
Auto/Photo% Select
10 Key
1 Key
Add Paper Add Toner
SheetBypass
Paper TrayLower
Paper TrayUpper
PaperMisfeed LighterCenterDarker
(Exposure Control)
Not mounted:D408, 423, 424, 425
SW412, 413
8/18/2019 PanasonicDP_130_150
48/132
1 2 3
49
1 2 3
A
B
C
D
2.6. PNL PC Board (A/PA Model)
1 2
IC401A
TC74HC14AFEL
5 6
IC401C
TC74HC14AFEL
3 4
IC401B
TC74HC14AFEL
89
IC401D
TC74HC14AFEL
1011
IC401E
TC74HC14AFEL
1213
IC401F
TC74HC14AFEL
C405
C2012F1E104Z
VL
C410ECBT1H101KB5
