+ All Categories
Home > Documents > Ping Fung Andrew Flewellen-Gore Alan Boguslawski Team 6 ...The Terasic DE2i-150 development board...

Ping Fung Andrew Flewellen-Gore Alan Boguslawski Team 6 ...The Terasic DE2i-150 development board...

Date post: 13-Feb-2021
Category:

Documents
Upload: others
View: 2 times
Download: 0 times
Download Report this document
Share this document with a friend
33
Wireless Camera Node Network (WCNN) CDR Presentation: March 11, 2015 Team 6: Alan Boguslawski Andrew Flewellen-Gore Ping Fung
Transcript

  • Wireless Camera Node Network (WCNN)

    CDR Presentation: March 11, 2015

    Team 6:

    Alan Boguslawski

    Andrew Flewellen-Gore

    Ping Fung

  • Node Block Diagram

    Node Functions:

    • Take pictures and collect sensor data

    • Send data to server

    • Forward data from other nodes to the server

  • Node Details

    ● Each node has an 8-bit address. (address 0 is reserved for the server.)● Each node has a parent node and a list of children nodes.● When the PIR sensor detects motion, an interrupt will be generated to

    take a picture and read sensor data.● When prompted for data by its parent node, the node will send data to its

    parent node. ● The node will also ask its children for data and propagate that data to the

    server.

  • Server Block Diagram

    Server Functions:

    • Determine which nodes have pictures

    • Retrieve pictures and sensor data from nodes

    • Upload data to a website blog

    Next, we will explain these functions will in greater detail

  • Server Details

    ● The Terasic DE2i-150 development board consists of an Intel Atom processor and an Altera Cyclone IV FPGA.

    ● The FPGA contains a NIOS II soft processor, which runs a program to control the network.

    ● A transceiver module is connected to the FPGA to enable communication with nodes.

    ● When the server receives data from a node, data is sent to the Atom via PCIe.

    ● The Atom runs a program to post data to a website by sending an email.

  • Finding and Pulling Pictures from the Network(1)

    Example Network configuration

    Parent/Child relationships are hard-coded right now

    Nodes in green have stored pictures. Nodes in red have no pictures

  • Finding and Pulling Pictures from the Network(2)

    Suppose we want to get the pictures from the nodes to the website

  • Finding and Pulling Pictures from the Network(3)

  • Finding and Pulling Pictures from the Network(4)

  • Finding and Pulling Pictures from the Network(5)

  • Finding and Pulling Pictures from the Network(6)

  • Finding and Pulling Pictures from the Network(8)

  • Finding and Pulling Pictures from the Network(9)

  • Finding and Pulling Pictures from the Network(10)

  • Finding and Pulling Pictures from the Network(11)

  • Finding and Pulling Pictures from the Network(12)

  • Finding and Pulling Pictures from the Network(13)

  • Finding and Pulling Pictures from the Network(14)

  • Finding and Pulling Pictures from the Network(15)

  • Finding and Pulling Pictures from the Network(16)

  • Finding and Pulling Pictures from the Network(17)

  • Finding and Pulling Pictures from the Network(18)

  • Finding and Pulling Pictures from the Network(19)

  • Finding and Pulling Pictures from the Network(20)

  • Determining Which Nodes Have Pictures (16)

    Areas for improvement in this function:

    • If one link is impeded the function might not work. We will add timeouts and error checking.

    • Parent/Child functions are hard coded. We will add functionality to make the network easily expandable.

  • Upcoming Tasks

    • Add more functionality to network (Ping and Alan)• Make it expandable• Account for possible packet loss

    • PCB design & enclosures (Andrew)

    • Optimize power consumption (all)• Put devices in sleep mode and wake them up when necessary

    • Test Performance (all)• Find average power consumption• Find usable ranges over different terrains• Test/calibrate picture triggering with different sized IR-emitting objects

  • Demo (We are setting up now)

    The next slides will explain the demo step by step

  • Camera Node

  • Power Supply

    Camera Module

    Trigger Switch

    TransceiverModule

    PIC32 on aprogrammer

    Temperature andHumidity Sensor

  • Camera-less Node

    In our final project, every node will have identical hardware. In order to demonstrate the functionality of the network, we have some nodes that do not have a camera or sensors. These nodes always report back to the server that they do not have any pictures.

  • Server

  • Demo

    1. PIR sensor triggered (a switched is used to simulate the trigger; this is done to prevent unwanted image captures caused by our IR light).

    2. Picture is taken and stored.

    3. Temperature and humidity data is obtained and stored.

    4. Server periodically asks nodes if they have new pictures.

    5. If a node has a picture, the picture and sensor data are transmitted through the network to the server.

    6. Data is uploaded to the website via email .

  • Questions & Answers


Recommended
Finding Aid to the Icabod Flewellen Collection · 2019-08-02 · Finding Aid to the Icabod Flewellen Collection DANLC_____Research Debra Ann November Learning Center of the East Cleveland

Finding Aid to the Icabod Flewellen Collection · 2019-08-02 · Finding Aid to the Icabod Flewellen Collection DANLC_____Research Debra Ann November Learning Center of the East Cleveland

Documents

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Documents

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

Documents

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Documents

Transmission’s Critically Important Role in Connecticut’s Energy Future David H. Boguslawski Vice President - Transmission Northeast Utilities Service.

Transmission’s Critically Important Role in Connecticut’s Energy Future David H. Boguslawski Vice President - Transmission Northeast Utilities Service.

Documents

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Documents

PDF-XilinxPDF-FPGA Design Flow-11 Basic Fpga Arch 8

PDF-XilinxPDF-FPGA Design Flow-11 Basic Fpga Arch 8

Documents

High-Performance Custom Computing System with Stratix10 …icl.utk.edu/jlesc9/files/STA2.2/jlesc9_sano.pdf · 2019-04-18 · FPGA #1 FPGA #2 FPGA‐gateway server #1 FPGA Cluster

High-Performance Custom Computing System with Stratix10 …icl.utk.edu/jlesc9/files/STA2.2/jlesc9_sano.pdf · 2019-04-18 · FPGA #1 FPGA #2 FPGA‐gateway server #1 FPGA Cluster

Documents

Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

Documents

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

Documents

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Technology

Summer 2020 - Best Daycare & Preschool Katy, TX | …...WOODCREEK • 281-305-8000 • woodcreek@myplacekaty.com • 2212 Katy Flewellen Rd. Katy, TX 77494 2 Summer 2020 “Superheroes”

Summer 2020 - Best Daycare & Preschool Katy, TX | …...WOODCREEK • 281-305-8000 • [email protected] • 2212 Katy Flewellen Rd. Katy, TX 77494 2 Summer 2020 “Superheroes”

Documents

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

Documents

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

FPGA - Spirospiroprojects.com/fpga-project-titles.pdf · 6 itvl46 fpga based automatic lighting system ... 12 itvl52 fpga based automation detection and notification of potholes and

Documents

FPGA Pinout - how to define pins for FPGA

FPGA Pinout - how to define pins for FPGA

Technology

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer ...

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer ...

Documents

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Documents

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

Documents