Date post: | 15-Mar-2016 |
Category: |
Documents |
Upload: | pallavi-gaurav |
View: | 28 times |
Download: | 1 times |
Processor Design
Implementation
2. Register Transfer Notation
Taken from: http://6004.lcs.mit.edu/
Implementation: Hardwired (FSM) or Microprogramming