+6
CH1
Vdd R C Ci Ca 9 4 8
gnd5 1 0 2 6 7 3
CD4017BE
CH2
CH4CH3
750k sync
100k
1N4148
820n
5.1k
5.1k
51k
100k10n 10n
10n
2N3904
51k5.1k
1.5 ms
1.0 ms
2.0 ms
all channel servos centered
channel 1 servo full CCW
channel 1 servo full CW
channel 1 decode output to servo 1
channel 1 decode output to servo 1
channel 1 decode output to servo 1
Proportional Radio Control Encoder and DecoderRick Campbell January 2020
out
Figure 1 is a classic pulse modulated proportional radio control encoder. The output is connected to the on-off input of a CW transmitter, and sends a timed sequence as shown in figure 2. The two-transistor circuit on the left is a multi-vibrator with two time constants. The negative pulse in the output waveform is always the same width, set by the 100k and 10nF R and C on Q2. The positive pulse is variable, a long pulse set by the 750k sync resistor, and 4 variable 100k resistors that set the width of the positive pulse.
Fig. 1 Proportional Radio Control Encoder
Fig. 2 Encoder output
Fig. 3 Channels 1 and 2 information
Fig. 4 Timing for Channel 1 Full Clockwise to Full Counterclockwise
The multivibrator sends a clock pulse to the CD4017 decade counter IC, which sequentially sets outputs 0 through 9 to logic 1, 6v in this case. In this example 4 channel encoder, out-puts 0 through 3 are connected through diodes to 100k variable resistors that encode the timing of the positive pulses in the output. Note that the clock pulses from the multivibrator to the IC clock input are the inverse of the output shown in figure 2. Q3 inverts the clock to obtain the desired output waveform
The sync pulse length is set by a 750k resistor in this example. It may be shorter or longer, just long enough to enable the reset pin on the decoder shown on the next page.
Figure 2 shows the complete encoded sequence at the encoder circuit output. The repeated sequence, called a “frame,” starts with a long sync pulse to reset the decoder, and then four pulses containing the position information of the four 100k variable resistors. Channel 1 information sent to the servo is the rise time of the first pulse after the sync pulse to the rise time of the second pulse. By using rise time instead of pulse width, variations in pulse width with signal strength are avoided.
Figure 4 shows the precise timing sent to the servos to determine rotation. Servos are centered when they receive a 1.5ms pulse, repeated at the frame rate. For full counter clockwise rotation, the servo pulse is shortened to 1.0ms, and for full clockwise rotation the servo pulse is 2.0ms. Note that all of the information needed to set a servo position is set by the rise times of a pair of pulses in the encoded sequence. No information on precise transmitted or received pulse widths, the precise length of the sync pulse, or the frame rate is used. This scheme is robust to many variables.
Q1 Q2Q3
reset
10k
Vdd R C Ci Ca 9 4 8
gnd5 1 0 2 6 7 3
CD4017BE
100k100k100k
3.3k 3.3k5.1k
10027k 27k 1k1k
270
470n
220n220n 220n
5.1k
390k
22n
220n+10u
1N4148
5.1k +6
+6
ch1
ch2 ch3 ch4
Figure 6 illustrates how logic reset is obtained from the sequence of pulses in each frame. Note that the reset pin on the CD4017 has a 390k resistor to the plus 6v supply, and a 22nF capacitor to ground. A diode is connected from the reset pin to the clock input. When the clock pulse is high, the 22nF capacitor charges through the 390k resistor, and when the clock pulse is low, the charge is dumped through the diode to ground. As long as the pulses are close together, the voltage on the 22nF capacitor never rises to the reset pin threshold voltage.
Figure 5 is the complete decoder circuitry, with low level audio input from an envelope modulation receiver and pulse width modulated outputs to 4 servos. Only the channel one servo connection is shown in figure 5, but the connections to highlighted channels 2, 3 and 4 are identical. With no changes to the decoder, the number of channels may be easily changed from 2 to 6, simply by adding the necessary 3 pin connector and 5.1k logic line resistor.
Proportional Radio Control Decoder
The three transistor circuit on the left is a low-level analog input to logic output amplifier. Its overall gain is set so that a 5mV peak input sine wave results in a logic clock pulse into the CD4017 decade counter IC. The three transistor circuit gracefully saturates, so that signals from 5 mV to several volts on the input result in a clean logic output. Since timing of the proportional encoder-decoder only depends on the rise times of sequential pulses, there is no penalty for changes in pulse width or shape. The resistor values were chosen for a 5v to 6v supply. 6v is shown in figure 5, but some servos may be limited to 5v maximum logic and supply voltages.
During the long sync clock pulse at the beginning of each frame, the charge on the 22nF capacitor increases to the threshold voltage, and the CD4017 resets to zero. The next rise time then begins the count sequence from 0 to 3, and then the next sync pulse. It does not matter where in the sync pulse the reset happens, so sync pulse length is not important.
Input from the radio control receiver is through a 220n capacitor. It is necessary to have the correct polarity of the clock pulses into the decoder. The receiver used for this development needs an inverter between the receiver audio output and clock input, so a 3 stage input amplifier was used.
Fig. 5 Decoder to Drive RC Servos
Fig. 6 Decoder Reset Timing
This encoder and decoder has been built and tested using a 20mW 50.800 MHz on-off keyed CW transmitter and an image-reject single conversion 50.800 MHz receiver with 455 kHz IF. Photographs and schematics of the Perma-Proto encoder and decoder boards, receiver and transmitter are on the following pages. The receiver provides reliable servo outputs with input RF signal levels below 1uV. Based on early measurements, this system is capable of reliable radio control of small boats out to at least several hundred meters. Operation on 50.800 MHz requires an Amateur Radio License, and is regulated by FCC Part 97 in the United States. Part 97 suggests a maximum transmitter power of 1w for radio control operation, which would permit operation beyond the visible horizon.
This encoder and decoder use classic basic timing circuits, and are minor variations on recent designs published on the web, for example the Proportional Radio Control description by Harry Lythall Amateur Radio call sign SM0VPO. There is some confusion as to whether Proportional Radio Control uses pulse width modulation (PWM) or pulse position modulation (PPM). It is exactly both. If you look at the waveforms shown in figure 4, clearly the signal sent to the servo has the information coded in the width of the pulse. But all of the negative pulses from the transmitter, for example in figure 2, are exactly the same width. So they represent a sequence if identical pulses with information in their position. The PPM description is particularly apt for the inverted train of identical pulses at the CD4017 encoder clock.
Proportional Radio Control Transmitter and Receiver
Fig. 7 Proportional Radio Control Transmitter with Encoder on Top
Fig. 8 Proportional Radio Control Receiver with Decoder on Top
50
MH
z +
10
dB
m C
W S
ou
rce
Ric
k C
am
pb
ell
KK
7B
2 M
ay
09
Ou
tpu
t lo
we
rs g
rac
efu
lly t
o +
7 d
Bm
at
9 v
olt
s w
ith
no
ch
an
ge
in
fre
qu
en
cy.
Be
low
8 v
olt
s 7
8L
06
vo
lta
ge
re
gu
lato
r d
rop
s o
ut.
x3a
mp
50
MH
z1
6.7
MH
z V
XO
C1
15
pF
PC
mo
un
t a
ir v
ari
able
C2
,C6
10
uF
or
6.8
uF
16
v e
lec
tro
lyti
cC
3,C
4, C
9 2
20
pF
NP
O m
inia
ture
dis
k c
era
mic
C5
10
0n
F p
oly
C7
18
0p
F m
inia
ture
dis
k c
era
mic
C8
10
00
pF
min
iatu
re d
isk
ce
ram
icC
10
, C1
1, C
15
, C1
6 1
0n
F 1
20
6 c
hip
ce
ram
icC
12
, C1
4, C
17
, C1
9 2
0p
F g
ree
n f
ilm t
rim
me
rC
13
, C1
8 1
pF
08
06
ch
ip c
era
mic
L1
20
t #2
8 T
25
-6 a
pp
rox
1u
HL
2, L
3 1
4 t
urn
s #2
8 T
25
-6T
1 6
t tr
ifila
r F
T2
3-4
3T
2, T
3 1
4 t
urn
pri
ma
ry 2
tu
rn s
ec
on
da
ry #
28
T2
5-6
R1
, R8
, R1
3, R
15
, R1
7 5
1 o
hm
1/4
wat
tR
2, R
5, R
12
10
k 1
/4 w
att
R3
33
oh
m 1
/4 w
att
R4
22
oh
m 1
/4 w
att
R6
, R9
51
0 o
hm
1/4
wat
tR
7 3
.9k
1/4
wat
tR
10
68
oh
m 1
/4 w
att
R1
1 1
5 o
hm
1/4
wat
tR
14
18
0 o
hm
1/4
wat
tR
15
22
oh
m 1
20
6 c
hip
R1
6 1
00
k 1
/4 w
att
Q1
, Q2
2N
39
04
Q3
MP
S 5
17
9Q
4 J
31
0D
1 4
.7 v
olt
ze
ne
rU
1 7
8L
06
X1
16
.70
0 M
Hz
cry
sta
l
10k
33
22 510
220
10k
4.7v
Ze
ner
3.9k
22
+10u
T1
78L0
6
10k
510 68
L1
51
L2
10n
51
180
22
51
T3
L3T2
2020
2020
J310
PN51
79
2N39
04
2N39
04
220
180
220
+10u
1nF
10n
100n
12 v
31
mA
10n
10n
100k
chip
chip
chip
chip
chip
16.7
00 M
Hz
1p chip
1p chip
R1
R2 R3
R4
R5
R6
R7
R8
R9R1
1
R12
R13
R14
R15R1
6
R17
Q4
Q3
Q2
Q1
R10
C1a
C2
C3
C4
C5 C6
C7
C8
C9
C11
C12
C13
C14
C15
C16
C17
C18 C1
9
C1C1
0
D1
U1
X1o
ut
15
Fig.
9 V
HF
On-
Off
Key
ed S
igna
l Sou
rce
50 M
Hz
RC R
ecei
ver
Rick
Cam
pbel
l KK7
B21
May
201
9
ab
a b
I Q
22
150
0.5p
10n
10n
51
33p
Co
ilcra
ft 7
mm
39p
10n
10n 10
0
10k
4.7k
51+
180p
150n
39p
100p
300n
HC
oilc
raft
7m
m16
0nH
27p
47p
47p
33p
180p
1000
p
5.6u
2.2k
100p
+C
oilc
raft
7m
m
bla
ck n
H
22
150
10p
100n
51
all 4
55 k
Hz
IF c
ans
100n
470u
Yello
w c
ore
270p
6.8n
51
I
Q
18t
#28
bifi
lar
FT 3
7-61
100n
22
150
10p
100n
5110
0n10
0k10
n10
0n
100n
1.5k
470n
5.6k
1N41
48
TA76
42J3
10
J310
MM
BF3
10
Surf
ace
Mt
1:1:
1
Rev2
Exp
ress
PCB
20 M
ay 2
019
50.8
20 M
Hz
50.3
57 M
Hz
IF c
ans
tun
ed to
463
kH
z+
+
+ af
ou
t
47p
47p
180p
1000
p
5.6u
2.2k
160n
Hn
t b
ifila
r T25
-6
49.9
50 M
Hz
Fron
t End
455
kHz
IQ A
M IF
str
ip
10n
330n
Fig.
10
VH
F R
ecei
ver w
ith IQ
Imag
e R
ejec
t Mix
er a
nd 4
55 k
Hz
IF
Top Photo, original prototype 50MHz signal source used as the transmitter in the diecast box in figure 7. Middle photo, a pc board version of the same 50MHz transmitter.
Bottom photo, new 50MHz RC receiver designed May 2019 using a recent IEEE published “IQ Mixer with Single SPDT Switch” image reject front end and TA7842 455kHz IF
Fig. 11 Prototype Construction 50MHz Transmitter used here
Fig. 12 Commercial Printed Circuit Version of the 50 MHz Transmitter
Fig. 12 New 50 MHz Receiver using IQ Mixer and 455 kHz IF