Date post: | 07-Apr-2018 |
Category: |
Documents |
Upload: | muhammad-uzair |
View: | 226 times |
Download: | 0 times |
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 1/20
SoC ArchitecturesMuhammad Uzair
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 2/20
Outline
Embedded Systems and System-on-Chip
System-on-Chip Design
The parallel Nature of System-on-Chips
Summary
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 3/20
Embedded Systems
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 4/20
Embedded Systems
� Hard requirements are imposed on embedded
systems. They have for instance to:
� guarantee safety (airbag control)
� have a low power consumption (mobile phone,
hearing aid)
The design process has to ensure that an implementation of a system fulfillsThe design process has to ensure that an implementation of a system fulfillsthese requirementsthese requirements
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 6/20
Design Productivity Gap
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 7/20
How to design a system-on-chip?
Specification: Design productivity increases with the level of abstraction
The task of functional verification is very difficult at low abstraction levels
Implementation: Efficient implementations require to exploit the low-level features of the
target architecture
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 8/20
Efficient System Design
The design time is shortened considerably by:
Increasing the level of abstraction Tool support to transform a design on a high abstraction level
to a design on a low abstraction level (Implementation details are
added)
Use of a platform architecture where each component andthe communication is optimized
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 9/20
System-on-Chip Architectures
A system-on-chip architecture integrates several
heterogeneous components on a single chip
A key challenge is to design the communication between the
different entities of a SoC in order to minimize thecommunication overhead
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 10/20
System-on-Chip Architecture:
A bus-based SoC
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 11/20
System-on-Chip Architecture:
Network-on-Chip
The resources are connected to the network via
network interfaces
The topology of the network and the capability of
the switches and communication channels
determines the capacity of the network
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 12/20
SoC Design
� The continuous progress in silicon process technologyallows to increase more and more functionality on asingle chip => Systems on a chip become reality
Market-driven forces: Shorter product design schedules and life spans
Products have to confirm to standards
The design has to be right from the start. An implementation errormeans heavy loss of money or product death
Large designs are integrated into a single chip
The SoC design process must address these driving forces
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 13/20
Design Process
A design specification has to be mapped on an architecture
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 14/20
Design Process
The design process for a SoC applications is a very
complex task:
Many components work in parallel and communicate with
each other A task can be mapped on different components
The overhead for communication depends on how tasks are
located
The designer has to choose an appropriate SoC architecture,since different architectures have different strength and
weaknesses
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 15/20
Design Process:
(System-On-Chip)
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 16/20
Platform-Based Design
The idea of a platform is to simplify the design process
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 17/20
Embedded Systems have to
cope with Parallelism
Provides an alternative to faster clock for performance
Applies at all levels of system design
Is essential within embedded system design, where the
system has to react to several inputs from the environment
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 18/20
System-on-Chip:
A Parallel Architectures
A parallel computer is a collection of processing elements that
cooperate to solve large problems fast
Resources:
Processing capacity of the components Distributed and/or global memory
Data access, Communication and Synchronization:
Communication protocol
Communication capacity
Communication abstraction and primitives
Objectives:
Performance and Scalability
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 19/20
Components in a Parallel SoC
Microprocessor cores or DSPs are cheap and optimized for
their application area
Often each parallel task does not need a tremendous
processing power It is important, how the parallel tasks can be mapped onto
the SoC so that the parallel nature of the system can be fully
exploited
8/6/2019 soc architechture uzair
http://slidepdf.com/reader/full/soc-architechture-uzair 20/20
Summary
System-on-Chips are heterogeneous and parallel
A good communication is the key to an efficient
parallel architecture
Digital Signal Processor as an important component
Communication architectures
Buses
Network -o n -chip