Motivation• Dual-HOLA, IM and DF combined test at CERN for coming
FTK Global Integration on this summer (Jun to Sep).– These modules are the most up stream of FTK system.
– Early phase test of input boards using real data are important. Debug interface with ID. Start to look at synchronization with ID and TDAQ.
– They are the input for downstream modules, so these should be work well and be robust.
2
Previous VS test @ CERN
Vertical Slice Test
ATLAS Run Control
We did the Vertical Slice using first prototype boards and real data at CERN 2012-2013. • Receive real ROD outputs from SCT @
P1.
• ROD data receiving with required input data speed (L1: 70 kHz) is successful in ATLAS environment.
• Received data was correctly processed by some FTK prototype boards.
• Data sending to ROS was checked byon ATLAS TDAQ system, and ATLAS Run Control worked without error form FTK.
3
Test Hardware Setup
Current TEST Setup
We used Dual-HOLA => Input mezzanine (IM) => Data Formatter (DF) => Reare Trandition Module (RTM) => ROS setup using latest test boards.
4
Current TEST Setup
Test Hardware SetupInput Mezzanine (IM)
Data Formatter (DF)
ROS PC
Dual-HOLA
QUEST For pseudo data
SCT Pixel (IBL ) RODRear Transition M
odule (RTM)
ROBIN card
5
Test Results
ROD DFIMROSRTM
PC : Control and Spy monitoring for debug
QUEST, SCT, Pixel, IBL
Data format and L1ID was checked by ROS.Saved outputs are compared with simulated expectation.
• Both SCT and Pixel clustering on IM, and data treatment and transfer to the ROS on DF were confirmed by pseudo data form QUEST. Lab4
• Pixel/SCT data from Dual-HOLA installed Pixel/SCT ROD are received and correctly clustered. ROS save these data without ERROR and outputs are consistent with simulated expectation. SCT to IM tested up to 17 kHz in SR1 First Pixel to IM tests in USA15 at low rate, to be continued in May
• IBL data are received and sent to ROS without ERROR in pass through mode. IBL clustering FW is under development. SR1
6
DF test with ATCA crateCurrently DF boards are working standalone with additional power supply, but finally DF boards are installed to ATCA for the high speed data sharing on each boards.
DF board on ATCA crate Some ATCA tests are done at Lab4• DF boards are inserted to ATCA and
power is supplied by ATCA crate.
• Hot-swap functionality is confirmed.
• Net work access to DF board via ATCA switch board is checked. With help by Silvia M. B. (netadmins)
7
Summary• Dual-HOLA, IM, DF and RTM combined tests are going
smoothly.• Data receiving, clustering and sending test are successful.
Future Plan• We will continue the combined test toward global
integration.– Error treatment, more robust monitoring, latency check– More powerful FW development– Multi inputs, log time, heavy events tests etc
9