+ All Categories
Home > Documents > VLSI Fabrication Technology

VLSI Fabrication Technology

Date post: 03-Jan-2016
Category:
Upload: orlando-lynch
View: 35 times
Download: 1 times
Share this document with a friend
Description:
VLSI Fabrication Technology. 1. Figure A.1 Silicon ingot and wafer slices. Figure A.2 (a) An 8-pin plastic dual-in-line IC package, (b) A 16-pin surface mount package. (e) n + diffusion (mask #4). (a) Define n -well diffusion (mask #1). (f) p + diffusion (mask #5). - PowerPoint PPT Presentation
16
1 LSI Fabrication Technology
Transcript
Page 1: VLSI Fabrication Technology

1

VLSI Fabrication Technology

Page 2: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 2Copyright 2004 by Oxford University Press, Inc.

Figure A.1 Silicon ingot and wafer slices.

Page 3: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 3Copyright 2004 by Oxford University Press, Inc.

Figure A.2 (a) An 8-pin plastic dual-in-line IC package, (b) A 16-pin surface mount package.

Page 4: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 4Copyright 2004 by Oxford University Press, Inc.

Figure A.3 A typical n-well CMOS process flow.

(a) Define n-well diffusion (mask #1)

(b) Define active regions (mask #2)

(e) n+ diffusion (mask #4)

(f) p+ diffusion (mask #5)

(c) LOCOS oxidation (g) Contact holes (mask #6)

Page 5: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 5Copyright 2004 by Oxford University Press, Inc.

Figure A.3 (Continued)

(d) Polysilicon gate (mask #3) (h) Metallization (mask #7)

Page 6: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 6Copyright 2004 by Oxford University Press, Inc.

Figure A.4 Cross-sectional diagram of an n- and p-MOSFET.

Page 7: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 7Copyright 2004 by Oxford University Press, Inc.

Figure A.5 Cross sections of resistors of various types available from a typical n-well CMOS process.

Page 8: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 8Copyright 2004 by Oxford University Press, Inc.

Figure A.6 Interpoly and MOS capacitors in an n-well CMOS process.

Page 9: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 9Copyright 2004 by Oxford University Press, Inc.

Figure A.7 A pn junction diode in an n-well CMOS process.

Page 10: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 10Copyright 2004 by Oxford University Press, Inc.

Figure A.8 Cross-sectional diagram of a BiCMOS process.

Page 11: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 11Copyright 2004 by Oxford University Press, Inc.

Figure A.9 A lateral pnp transistor.

Page 12: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 12Copyright 2004 by Oxford University Press, Inc.

Figure A.10 p-Base and pinched p-base resistors.

Page 13: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 13Copyright 2004 by Oxford University Press, Inc.

Figure A.11 Cross-sectional diagram of a symmetrical self-aligned npn SiGe heterojunction bipolar transistor (HBT).

Page 14: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 14Copyright 2004 by Oxford University Press, Inc.

Figure A.12 A CMOS inverter schematic and its layout.

Page 15: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 15Copyright 2004 by Oxford University Press, Inc.

Figure A.13 Cross section along the plane AA of a CMOS inverter.

Page 16: VLSI Fabrication Technology

Microelectronic Circuits - Fifth Edition Sedra/Smith 16Copyright 2004 by Oxford University Press, Inc.

Figure A.14 A set of photomasks for the n-well CMOS inverter. Note that each layer requires a separate plate: (a), (d), (e), and (f) dark-field masks; (b), (c), and (g) clear-field masks.


Recommended