+ All Categories
Home > Documents > Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Date post: 22-Dec-2015
Category:

Documents
View: 313 times
Download: 5 times
Download Report this document
Share this document with a friend
22
Xilinx CPLDs and FPGAs Lecture L1.1
Transcript
Page 1: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs

Lecture L1.1

Page 2: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 3: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

XC9500 CPLDs

• 5 volt in-system programmable (ISP) CPLDs

• 5 ns pin-to-pin• 36 to 288

macrocells (6400 gates)

• Industry’s best pin-locking architecture

• 10,000 program/erase cycles

• Complete IEEE 1149.1 JTAG capability

FunctionBlock 1

JTAGController

FunctionBlock 2

I/O

FunctionBlock 4

3

Global Tri-

States 2 or 4

FunctionBlock 3

I/O

In-SystemProgramming Controller

FastCONNECTSwitch Matrix

JTAG Port

3

I/O

I/O

Global Set/Reset

Global Clocks

I/OBlocks

1

Page 4: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

XC9500 Function Block

ToFastCONNECT

FromFastCONNECT

2 or 43 GlobalTri-State

GlobalClocks

I/O

I/O

36

Product-Term

Allocator

Macrocell 1

ANDArray

Macrocell 18

Each function block is like a 36V18 !

Page 5: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

XC9500 Product Family

9536

Macrocells

Usable Gates

tPD (ns)

Registers

Max I/O

36 72 108 144 216

800 1600 2400 3200 4800

5 7.5 7.5 7.5 10

36 72 108 144 216

34 72 108 133 166

Packages VQ44PC44 PC44

PC84TQ100PQ100

PC84TQ100PQ100PQ160

PQ100PQ160

288

6400

10

288

192

HQ208BG352

PQ160HQ208BG352

9572 95108 95144 95216 95288

Page 6: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx 95108

• 6 function blocks– Each contains 18 macro cells– Each macro cell behaves like a GAL32V18

• AND-OR array for sum-of-products

• 32 inputs and 18 outputs

Page 7: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Architecture of the Xilinx XC95108 CPLD

Page 8: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Each Xilinx 95108 macrocell contains a D flip-flop

Controlled inverter

Page 9: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Each Xilinx 95108 macrocell contains a D flip-flop

Note asynchronouspreset

x

Note asynchronousreset

y

z

Page 10: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 11: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Block diagram of Xilinx Spartan IIE FPGA

Page 12: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Each Spartan IIE CLB contains two of these CLB slices

Page 13: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Xilinx Spartan-II FPGAs

Page 14: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Block RAM

Page 15: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.
Page 16: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Delay-Locked Loop

Page 17: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Phase-Locked Loop

Page 18: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

CPLDs and FPGAs

• XC9500 CPLD

• Spartan II FPGA

• Virtex FPGA

Page 19: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Virtex FPGAs

For info on Virtex 1000 boards, seehttp://www.zarx.info/

Page 20: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Virtex-II FPGAs

Page 21: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Virtex-II Pro FPGAs

Page 22: Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA.

Recommended
FPGAs for Better Beamforming Performance - Abaco · PDF fileTitle: FPGAs for Beamforming - 4DSP White Paper Author: 4DSP LLC Subject: FPGAs for Beamforming Keywords: 4DSP; FPGA; Beamforming;

FPGAs for Better Beamforming Performance - Abaco · PDF fileTitle: FPGAs for Beamforming - 4DSP White Paper Author: 4DSP LLC Subject: FPGAs for Beamforming Keywords: 4DSP; FPGA; Beamforming;

Documents

How Does FPGA Work Virtex 5 Power Consumption in FPGAs ...

How Does FPGA Work Virtex 5 Power Consumption in FPGAs ...

Documents

User-configurable FPGAs for custom - FPGA - COTS · User-configurable FPGAs for custom signal processing FPGA I/O Solutions. Acromag: The I/O Leader Acromag is a customer-driven manufac-

User-configurable FPGAs for custom - FPGA - COTS · User-configurable FPGAs for custom signal processing FPGA I/O Solutions. Acromag: The I/O Leader Acromag is a customer-driven manufac-

Documents

Architecture of FPGAs and CPLDs: A Tutorialjayar/pubs/brown/survey.pdf · Architecture of FPGAs and CPLDs: A Tutorial Stephen Brown and Jonathan Rose Department of Electrical and

Architecture of FPGAs and CPLDs: A Tutorialjayar/pubs/brown/survey.pdf · Architecture of FPGAs and CPLDs: A Tutorial Stephen Brown and Jonathan Rose Department of Electrical and

Documents

Integrating FPGAs in High Performance Computingcpress/ref/XtremeData... · Integrating FPGAs in High Performance Computing A System, Architecture, and Implementation Perspective FPGA

Integrating FPGAs in High Performance Computingcpress/ref/XtremeData... · Integrating FPGAs in High Performance Computing A System, Architecture, and Implementation Perspective FPGA

Documents

256 Low-Cost FPGAs - Altera · Low-Cost FPGAs Subscribe Send Feedback AN-754 ... FPGA Receiving Interface and FPGA Transmitting Interface ... HS-RX and LP-RX Modes Simulation ...

256 Low-Cost FPGAs - Altera · Low-Cost FPGAs Subscribe Send Feedback AN-754 ... FPGA Receiving Interface and FPGA Transmitting Interface ... HS-RX and LP-RX Modes Simulation ...

Documents

Graduate course on FPGA design - ISY, Computer … ·  · 2010-02-15Outline Course introduction FPGAs FPGA use cases History of FPGAs and programmable logic The Xilinx CAD ow What

Graduate course on FPGA design - ISY, Computer … ·  · 2010-02-15Outline Course introduction FPGAs FPGA use cases History of FPGAs and programmable logic The Xilinx CAD ow What

Documents

Xilinx CPLDs and FPGAs

Xilinx CPLDs and FPGAs

Documents

Digital Design: Principles and Practices Chapter 9 Memory, CPLDs, and FPGAs.

Digital Design: Principles and Practices Chapter 9 Memory, CPLDs, and FPGAs.

Documents

Architecture of FPGAs and CPLDs: A Tutorialxilinx.asia/.../Architecture_of_FPGAs_and_CPLDs_41p.pdf · 2014. 2. 23. · Architecture of FPGAs and CPLDs: A Tutorial Stephen Brown and

Architecture of FPGAs and CPLDs: A Tutorialxilinx.asia/.../Architecture_of_FPGAs_and_CPLDs_41p.pdf · 2014. 2. 23. · Architecture of FPGAs and CPLDs: A Tutorial Stephen Brown and

Documents

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.

Documents

Power Management Reference Guide for Altera FPGAs and CPLDs · Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) Power Management Reference Guide

Power Management Reference Guide for Altera FPGAs and CPLDs · Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD) Power Management Reference Guide

Documents

Introduction to CPLD and FPGA Design ESC-306, ESC-326 · 2006. 8. 24. · Programmable Gate Array. As can be seen in Figure 4, CPLDs and FPGAs bridge the gap between PALs and Gate

Introduction to CPLD and FPGA Design ESC-306, ESC-326 · 2006. 8. 24. · Programmable Gate Array. As can be seen in Figure 4, CPLDs and FPGAs bridge the gap between PALs and Gate

Documents

FPGA - UNAM€¦ · FPGA - NÚCLEOS Los FPGAs son esencialmente como tablillas (protoboards) en blanco que el usuario final puede programar para cualquier diseño lógico. Hay FPGAs

FPGA - UNAM€¦ · FPGA - NÚCLEOS Los FPGAs son esencialmente como tablillas (protoboards) en blanco que el usuario final puede programar para cualquier diseño lógico. Hay FPGAs

Documents

Evolving Requirements for the Use of Logic Devices …...(PLDs), complex programmable logic devices (CPLDs), field programmable gate arrays (FPGAs), application specific integrated

Evolving Requirements for the Use of Logic Devices …...(PLDs), complex programmable logic devices (CPLDs), field programmable gate arrays (FPGAs), application specific integrated

Documents

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.

Documents

Getting Started with Reconfigurable Logic (CPLDs and FPGAs)ahossam/2004/cpld/manual.pdf · 2003-11-29 · Getting Started with Reconfigurable Logic (CPLDs and FPGAs) What is CPLD

Getting Started with Reconfigurable Logic (CPLDs and FPGAs)ahossam/2004/cpld/manual.pdf · 2003-11-29 · Getting Started with Reconfigurable Logic (CPLDs and FPGAs) What is CPLD

Documents

Unit VII SEMICONDUCTOR INTEGRATED CIRCUIT DESIGN Programmable Logic Array (PLA) Programmable Array Logic(PAL) FPGAs CPLDs Standard cells Design.

Unit VII SEMICONDUCTOR INTEGRATED CIRCUIT DESIGN Programmable Logic Array (PLA) Programmable Array Logic(PAL) FPGAs CPLDs Standard cells Design.

Documents