NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Timing From Microseconds to Hours
Astable or Monostable Operation
Adjustable Duty Cycle
TTL-Compatible Output Can Sink or SourceUp To 200 mA
description/ordering information
These devices are precision timing circuitscapable of producing accurate time delays oroscillation. In the time-delay or monostable modeof operation, the timed interval is controlled by asingle external resistor and capacitor network. Inthe astable mode of operation, the frequency andduty cycle can be controlled independently withtwo external resistors and a single externalcapacitor.
The threshold and trigger levels normally aretwo-thirds and one-third, respectively, of VCC.These levels can be altered by use of thecontrol-voltage terminal. When the trigger inputfalls below the trigger level, the flip-flop is set andthe output goes high. If the trigger input is abovethe trigger level and the threshold input is abovethe threshold level, the flip-flop is reset andthe output is low. The reset (RESET) input can override all other inputs and can be used to initiate a new timingcycle. When RESET goes low, the flip-flop is reset and the output goes low. When the output is low, alow-impedance path is provided between discharge (DISCH) and ground.
The output circuit is capable of sinking or sourcing current up to 200 mA. Operation is specified for supplies of5 V to 15 V. With a 5-V supply, output levels are compatible with TTL inputs.
Copyright 2003, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date.Products conform to specifications per the terms of Texas Instrumentsstandard warranty. Production processing does not necessarily includetesting of all parameters.
1
2
3
4
8
7
6
5
GNDTRIGOUT
RESET
VCCDISCHTHRESCONT
NE555 . . . D, P, PS, OR PW PACKAGESA555 . . . D OR P PACKAGE
SE555 . . . D, JG, OR P PACKAGE(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
NCDISCHNCTHRESNC
NCTRIG
NCOUT
NC
SE555 . . . FK PACKAGE(TOP VIEW)
NC
GN
DN
CC
ON
TN
CV
CC
NC
NC
RE
SE
TN
C
NC – No internal connection
On products compliant to MIL-PRF-38535, all parameters are testedunless otherwise noted. On all other products, productionprocessing does not necessarily include testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ORDERING INFORMATION
TA
VTHRESMAX
VCC = 15 VPACKAGE† ORDERABLE
PART NUMBERTOP-SIDEMARKING
PDIP (P) Tube of 50 NE555P NE555P
SOIC (D)Tube of 75 NE555D
NE555
0°C to 70°C 11 2 V
SOIC (D)Reel of 2500 NE555DR
NE555
0°C to 70°C 11.2 VSOP (PS) Reel of 2000 NE555PSR N555
TSSOP (PW)Tube of 150 NE555PW
N555TSSOP (PW)Reel of 2000 NE555PWR
N555
PDIP (P) Tube of 50 SA555P SA555P
–40°C to 85°C 11.2 VSOIC (D)
Tube of 75 SA555DSA555SOIC (D)
Reel of 2000 SA555DRSA555
PDIP (P) Tube of 50 SE555P SE555P
SOIC (D)Tube of 75 SE555D
SE555D–55°C to 125°C 10.6 V
SOIC (D)Reel of 2500 SE555DR
SE555D
CDIP (JG) Tube of 50 SE555JG SE555JG
LCCC (FK) Tube of55 SE555FK SE555FK† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
FUNCTION TABLE
RESETTRIGGER
VOLTAGE‡THRESHOLDVOLTAGE‡ OUTPUT
DISCHARGESWITCH
Low Irrelevant Irrelevant Low On
High <1/3 VDD Irrelevant High Off
High >1/3 VDD >2/3 VDD Low On
High >1/3 VDD <2/3 VDD As previously established
‡ Voltage levels shown are nominal.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
3POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
functional block diagram
1
S
R
R1
TRIG
THRES
VCC
CONT
RESET
OUT
DISCH
GND
ÎÎÎÎ
ÎÎ
ÎÎ
Î
Pin numbers shown are for the D, JG, P, PS, and PW packages.NOTE A: RESET can override TRIG, which can override THRES.
48
5
6
2
1
7
3
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†
Supply voltage, VCC (see Note 1) 18 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input voltage (CONT, RESET, THRES, and TRIG) VCC. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Output current ±225 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Package thermal impedance, θJA (see Notes 2 and 3): D package 97°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . .
P package 85°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . PS package 95°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . PW package 149°C/W. . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJC (see Notes 4 and 5): FK package 5.61°C/W. . . . . . . . . . . . . . . . . . . . . . . . . JG package 14.5°C/W. . . . . . . . . . . . . . . . . . . . . . . . .
Operating virtual junction temperature, TJ 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Case temperature for 60 seconds: FK package 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, P, PS, or PW package 260°C. . . . . . . . Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C. . . . . . . . . . . . . . . . . . . . Storage temperature range, Tstg –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, andfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to GND.2. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable
ambient temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability.3. The package thermal impedance is calculated in accordance with JESD 51-7.4. Maximum power dissipation is a function of TJ(max), θJC, and TC. The maximum allowable power dissipation at any allowable case
temperature is PD = (TJ(max) – TC)/θJC. Operating at the absolute maximum TJ of 150°C can affect reliability.5. The package thermal impedance is calculated in accordance with MIL-STD-883.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
recommended operating conditionsMIN MAX UNIT
VCC Supply voltageSA555, NE555 4.5 16
VVCC Supply voltageSE555 4.5 18
V
VI Input voltage (CONT, RESET, THRES, and TRIG) VCC V
IO Output current ±200 mA
NE555 0 70
TA Operating free-air temperature SA555 –40 85 °C
SE555 –55 125
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
5POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
electrical characteristics, VCC = 5 V to 15 V, TA = 25°C (unless otherwise noted)
PARAMETER TEST CONDITIONSSE555
NE555SA555 UNIT
MIN TYP MAX MIN TYP MAX
THRES voltage levelVCC = 15 V 9.4 10 10.6 8.8 10 11.2
VTHRES voltage levelVCC = 5 V 2.7 3.3 4 2.4 3.3 4.2
V
THRES current (see Note 6) 30 250 30 250 nA
VCC = 15 V4.8 5 5.2 4.5 5 5.6
TRIG voltage level
VCC = 15 VTA = –55°C to 125°C 3 6
VTRIG voltage level
VCC = 5 V1.45 1.67 1.9 1.1 1.67 2.2
V
VCC = 5 VTA = –55°C to 125°C 1.9
TRIG current TRIG at 0 V 0.5 0.9 0.5 2 µA
RESET voltage level0.3 0.7 1 0.3 0.7 1
VRESET voltage levelTA = –55°C to 125°C 1.1
V
RESET currentRESET at VCC 0.1 0.4 0.1 0.4
mARESET currentRESET at 0 V –0.4 –1 –0.4 –1.5
mA
DISCH switch off-state current 20 100 20 100 nA
VCC = 15 V9.6 10 10.4 9 10 11
CONT voltage (open circuit)
VCC = 15 VTA = –55°C to 125°C 9.6 10.4
VCONT voltage (open circuit)
VCC = 5 V2.9 3.3 3.8 2.6 3.3 4
V
VCC = 5 VTA = –55°C to 125°C 2.9 3.8
VCC = 15 V, 0.1 0.15 0.1 0.25CC ,IOL = 10 mA TA = –55°C to 125°C 0.2
VCC = 15 V, 0.4 0.5 0.4 0.75CC ,IOL = 50 mA TA = –55°C to 125°C 1
VCC = 15 V, 2 2.2 2 2.5
Low-level output voltage
CC ,IOL = 100 mA TA = –55°C to 125°C 2.7
VLow-level out ut voltageVCC = 15 V, IOL = 200 mA 2.5 2.5
V
VCC = 5 V,IOL = 3.5 mA
TA = –55°C to 125°C 0.35
VCC = 5 V, 0.1 0.2 0.1 0.35CC ,IOL = 5 mA TA = –55°C to 125°C 0.8
VCC = 5 V, IOL = 8 mA 0.15 0.25 0.15 0.4
VCC = 15 V, 13 13.3 12.75 13.3CC ,IOH = –100 mA TA = –55°C to 125°C 12
High-level output voltage VCC = 15 V, IOH = –200 mA 12.5 12.5 V
VCC = 5 V, 3 3.3 2.75 3.3CC ,IOH = –100 mA TA = –55°C to 125°C 2
Output low, VCC = 15 V 10 12 10 15
Supply current
,No load VCC = 5 V 3 5 3 6
mASupply currentOutput high, VCC = 15 V 9 10 9 13
mAg
No load VCC = 5 V 2 4 2 5
NOTE 6: This parameter influences the maximum value of the timing resistors RA and RB in the circuit of Figure 12. For example, whenVCC = 5 V, the maximum value is R = RA + RB ≈ 3.4 MΩ, and for VCC = 15 V, the maximum value is 10 MΩ.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
operating characteristics, VCC = 5 V and 15 V
PARAMETERTEST
CONDITIONS†SE555
NE555SA555 UNITCONDITIONS†
MIN TYP MAX MIN TYP MAX
Initial error Each timer, monostable§TA = 25°C
0.5 1.5* 1 3%Initial error
of timing interval‡ Each timer, astable¶TA = 25°C
1.5 2.25%
Temperature coefficient Each timer, monostable§TA = MIN to MAX
30 100* 50ppm/°C
of timing interval Each timer, astable¶TA = MIN to MAX
90 150ppm/°C
Supply-voltage sensitivity Each timer, monostable§TA = 25°C
0.05 0.2* 0.1 0.5%/V
y g yof timing interval Each timer, astable¶
TA = 25°C0.15 0.3
%/V
Output-pulse rise timeCL = 15 pF,TA = 25°C 100 200* 100 300 ns
Output-pulse fall timeCL = 15 pF,TA = 25°C 100 200* 100 300 ns
* On products compliant to MIL-PRF-38535, this parameter is not production tested.† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.‡ Timing interval error is defined as the difference between the measured value and the average value of a random sample from each process
run.§ Values specified are for a device in a monostable circuit similar to Figure 9, with the following component values: RA = 2 kΩ to 100 kΩ,
C = 0.1 µF.¶ Values specified are for a device in an astable circuit similar to Figure 12, with the following component values: RA = 1 kΩ to 100 kΩ,
C = 0.1 µF.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
7POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS†
Figure 1
ÏÏÏÏTA = 125°C
ÏÏÏTA = 25°C
IOL – Low-Level Output Current – mA
ÏÏÏÏVCC = 5 V
LOW-LEVEL OUTPUT VOLTAGEvs
LOW-LEVEL OUTPUT CURRENT
ÏÏÏÏÏÏÏÏÏÏ
TA = –55°C
0.1
0.04
0.011 2 4 7 10 20 40 70 100
0.07
1
0.4
0.7
10
4
7
0.02
0.2
2
– L
ow
-Lev
el O
utp
ut
Vo
ltag
e –
VV
OL
Figure 2
ÏÏÏÏÏÏÏÏÏÏ
VCC = 10 V
LOW-LEVEL OUTPUT VOLTAGEvs
LOW-LEVEL OUTPUT CURRENT
– L
ow
-Lev
el O
utp
ut
Vo
ltag
e –
VV
OL
IOL – Low-Level Output Current – mA
0.1
0.04
0.011 2 4 7 10 20 40 70 100
0.07
1
0.4
0.7
10
4
7
0.02
0.2
2
ÏÏÏÏÏÏÏÏ
TA = 125°C
ÏÏÏÏÏÏÏÏ
TA = 25°C
ÏÏÏÏÏÏÏÏ
TA= –55°C
Figure 3
TA = 125°C
TA = 25°C
TA = –55°C
ÏÏÏÏÏÏÏÏÏÏ
VCC = 15 V
LOW-LEVEL OUTPUT VOLTAGEvs
LOW-LEVEL OUTPUT CURRENT
– L
ow
-Lev
el O
utp
ut
Vo
ltag
e –
VV
OL
IOL – Low-Level Output Current – mA
0.1
0.04
0.011 2 4 7 10 20 40 70 100
0.07
1
0.4
0.7
10
4
7
0.02
0.2
2
Figure 4
1
0.6
0.2
0
1.4
1.8
2.0
0.4
1.6
0.8
1.2
–
IOH – High-Level Output Current – mA
ÏÏÏÏTA = 125°C
ÏÏÏÏÏÏÏÏ
TA = 25°C
100704020107421
ÏÏÏÏÏÏVCC = 5 V to 15 V
ÏÏÏÏTA = –55°C
DROP BETWEEN SUPPLY VOLTAGE AND OUTPUTvs
HIGH-LEVEL OUTPUT CURRENT
VC
CV
OH
– V
olt
age
Dro
p –
V)
(
†Data for temperatures below 0°C and above 70°C are applicable for SE555 circuits only.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS†
Figure 5
5
4
2
1
0
9
3
5 6 7 8 9 10 11
– S
up
ply
Cu
rren
t –
mA 7
6
8
SUPPLY CURRENTvs
SUPPLY VOLTAGE
10
12 13 14 15
TA = 25°C
TA = 125°C
TA = –55°C
Output Low,No Load
CC
I
VCC – Supply Voltage – V
Figure 6
1
0.995
0.990
0.9850 5 10
1.005
1.010
NORMALIZED OUTPUT PULSE DURATION(MONOSTABLE OPERATION)
vsSUPPLY VOLTAGE
1.015
15 20
CC
VP
uls
e D
ura
tio
n R
elat
ive
to V
alu
e at
=
10
V
VCC – Supply Voltage – V
Figure 7
1
0.995
0.990
0.985–75 –25 25
1.005
1.010
NORMALIZED OUTPUT PULSE DURATION(MONOSTABLE OPERATION)
vsFREE-AIR TEMPERATURE
1.015
75 125
Pu
lse
Du
rati
on
Rel
ativ
e to
Val
ue
at
=
25
TA – Free-Air Temperature – °C–50 0 50 100
VCC = 10 V
T AC°
Figure 8
150
100
50
0
200
250
300
– P
rop
agat
ion
Del
ay T
ime
– n
s
PROPAGATION DELAY TIMEvs
LOWEST VOLTAGE LEVELOF TRIGGER PULSE
Lowest Voltage Level of Trigger Pulse
TA = –55°C
TA = 125°C
TA = 25°C
t PD
TA = 0°C
TA = 70°C
0 0.1 x VCC 0.2 x VCC 0.3 x VCC 0.4 x VCC
†Data for temperatures below 0°C and above 70°C are applicable for SE555 series circuits only.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
9POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
monostable operation
For monostable operation, any of these timers can be connected as shown in Figure 9. If the output is low,application of a negative-going pulse to the trigger (TRIG) sets the flip-flop (Q goes low), drives the output high,and turns off Q1. Capacitor C then is charged through RA until the voltage across the capacitor reaches thethreshold voltage of the threshold (THRES) input. If TRIG has returned to a high level, the output of the thresholdcomparator resets the flip-flop (Q goes high), drives the output low, and discharges C through Q1.
VCC(5 V to 15 V)
RARL
Output
GND
OUT
VCCCONT
RESET
DISCH
THRES
TRIGInput
ÎÎ
5 8
4
7
6
2
3
1
Pin numbers shown are for the D, JG, P, PS, and PW packages.
Figure 9. Circuit for Monostable Operation
Vo
ltag
e –
2 V
/div
Time – 0.1 ms/div
ÏÏÏÏÏÏCapacitor Voltage
Output Voltage
Input Voltage
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
RA = 9.1 kΩCL = 0.01 µFRL = 1 kΩSee Figure 9
Figure 10. Typical Monostable Waveforms
Monostable operation is initiated when TRIGvoltage falls below the trigger threshold. Onceinitiated, the sequence ends only if TRIG is highat the end of the timing interval. Because of thethreshold level and saturation voltage of Q1,the output pulse duration is approximatelytw = 1.1RAC. Figure 11 is a plot of the timeconstant for various values of RA and C. Thethreshold levels and charge rates both are directlyproportional to the supply voltage, VCC. The timinginterval is, therefore, independent of the supplyvoltage, so long as the supply voltage is constantduring the time interval.
Applying a negative-going trigger pulsesimultaneously to RESET and TRIG during thetiming interval discharges C and reinitiates thecycle, commencing on the positive edge of thereset pulse. The output is held low as long as thereset pulse is low. To prevent false triggering,when RESET is not used, it should be connectedto VCC.
– O
utp
ut
Pu
lse
Du
rati
on
– s
C – Capacitance – µF
10
1
10–1
10–2
10–3
10–4
1001010.10.0110–5
0.001
t w
RA = 10 MΩ
RA = 10 kΩ
RA = 1 kΩ
RA = 100 kΩ
RA = 1 MΩ
Figure 11. Output Pulse Duration vs Capacitance
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
astable operation
As shown in Figure 12, adding a second resistor, RB, to the circuit of Figure 9 and connecting the trigger inputto the threshold input causes the timer to self-trigger and run as a multivibrator. The capacitor C charges throughRA and RB and then discharges through RB only. Therefore, the duty cycle is controlled by the values of RA andRB.
This astable connection results in capacitor C charging and discharging between the threshold-voltage level(≈0.67 × VCC) and the trigger-voltage level (≈0.33 × VCC). As in the monostable circuit, charge and dischargetimes (and, therefore, the frequency and duty cycle) are independent of the supply voltage.
GND
OUT
VCCCONT
RESET
DISCH
THRES
TRIG
C
RB
RA
Output
RL
0.01 µF
VCC(5 V to 15 V)
(see Note A)
Î
NOTE A: Decoupling CONT voltage to ground with a capacitor canimprove operation. This should be evaluated for individualapplications.
Open
5 8
4
7
6
2
3
1
Pin numbers shown are for the D, JG, P, PS, and PW packages.
Figure 12. Circuit for Astable Operation
Vo
ltag
e –
1 V
/div
Time – 0.5 ms/div
tH
Capacitor Voltage
Output VoltagetL
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
RA = 5 k RL = 1 kRB = 3 k See Figure 12C = 0.15 µF
Figure 13. Typical Astable Waveforms
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
11POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
astable operation (continued)
Figure 13 shows typical waveforms generated during astable operation. The output high-level duration tH andlow-level duration tL can be calculated as follows:
tH 0.693 (RA RB) C
tL 0.693 (RB) C
Other useful relationships are shown below.
period tH tL 0.693 (RA 2RB) C
frequency 1.44(RA 2RB) C
Output driver duty cycle tL
tH tL
RBRA 2RB
Output waveform duty cycle
Low t high ratio tLtH
RBRA RB
- o-
tHtH tL
1–RB
RA 2RB
f –
Fre
e-R
un
nin
g F
req
uen
cy –
Hz
C – Capacitance – µF
100 k
10 k
1 k
100
10
1
1001010.10.010.1
0.001
RA + 2 RB = 10 MΩ
RA + 2 RB = 1 MΩ
RA + 2 RB = 100 kΩ
RA + 2 RB = 10 kΩ
RA + 2 RB = 1 kΩ
Figure 14. Free-Running Frequency
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
missing-pulse detector
The circuit shown in Figure 15 can be used to detect a missing pulse or abnormally long spacing betweenconsecutive pulses in a train of pulses. The timing interval of the monostable circuit is retriggered continuouslyby the input pulse train as long as the pulse spacing is less than the timing interval. A longer pulse spacing,missing pulse, or terminated pulse train permits the timing interval to be completed, thereby generating anoutput pulse as shown in Figure 16.
Figure 15. Circuit for Missing-Pulse Detector
VCC (5 V to 15 V)
DISCH
OUTVCCRESET
RL RA
A5T3644
C
THRES
GND
CONT
TRIG
Input
0.01 µF
ÏÏÏOutput
4 8
3
7
6
2
5
1
Pin numbers shown are shown for the D, JG, P, PS, and PW packages.
Figure 16. Completed-Timing Waveformsfor Missing-Pulse Detector
Time – 0.1 ms/div
Vo
ltag
e –
2 V
/div
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
VCC = 5 VRA = 1 kΩC = 0.1 µFSee Figure 15
Capacitor Voltage
ÏÏÏÏÏÏÏÏÏÏ
Output Voltage
Input Voltage
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
13POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
frequency divider
By adjusting the length of the timing cycle, the basic circuit of Figure 9 can be made to operate as a frequencydivider. Figure 17 shows a divide-by-three circuit that makes use of the fact that retriggering cannot occur duringthe timing cycle.
Vo
ltag
e –
2 V
/div
Time – 0.1 ms/div
Capacitor Voltage
Output Voltage
Input Voltage
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
VCC = 5 VRA = 1250 ΩC = 0.02 µFSee Figure 9
Figure 17. Divide-by-Three Circuit Waveforms
pulse-width modulation
The operation of the timer can be modified by modulating the internal threshold and trigger voltages, which isaccomplished by applying an external voltage (or current) to CONT. Figure 18 shows a circuit for pulse-widthmodulation. A continuous input pulse train triggers the monostable circuit, and a control signal modulates thethreshold voltage. Figure 19 shows the resulting output pulse-width modulation. While a sine-wave modulationsignal is illustrated, any wave shape could be used.
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
THRESGND
C
RARL
VCC (5 V to 15 V)
Output
DISCH
OUT
VCCRESET
TRIG
CONTModulation
Input(see Note A)
ClockInput
NOTE A: The modulating signal can be direct or capacitively coupledto CONT. For direct coupling, the effects of modulationsource voltage and impedance on the bias of the timershould be considered.
4 8
3
7
6
2
5
Pin numbers shown are for the D, JG, P, PS, and PW packages.
1
Figure 18. Circuit for Pulse-Width Modulation
Vo
ltag
e –
2 V
/div
Time – 0.5 ms/div
ÏÏÏÏÏÏCapacitor Voltage
ÏÏÏÏÏÏÏÏÏÏ
Output Voltage
ÏÏÏÏÏÏÏÏÏÏÏÏ
Clock Input Voltage
ÏÏÏÏÏÏÏÏÏÏÏÏ
RA = 3 kΩC = 0.02 µFRL = 1 kΩSee Figure 18
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
Modulation Input Voltage
Figure 19. Pulse-Width-Modulation Waveforms
pulse-position modulation
As shown in Figure 20, any of these timers can be used as a pulse-position modulator. This applicationmodulates the threshold voltage and, thereby, the time delay, of a free-running oscillator. Figure 21 shows atriangular-wave modulation signal for such a circuit; however, any wave shape could be used.
RBModulation
Input(see Note A)
CONT
TRIG
RESET VCCOUT
DISCH
VCC (5 V to 15 V)
RL RA
C
GND
THRES
NOTE A: The modulating signal can be direct or capacitively coupledto CONT. For direct coupling, the effects of modulationsource voltage and impedance on the bias of the timershould be considered.
Pin numbers shown are for the D, JG, P, PS, and PW packages.
4 8
3
7
6
2
5
Output
Figure 20. Circuit for Pulse-Position Modulation Figure 21. Pulse-Position-Modulation Waveforms
Vo
ltag
e –
2 V
/div
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
RA = 3 kΩRB = 500 ΩRL = 1 kΩSee Figure 20
ÏÏÏÏÏÏÏÏÏÏÏÏ
Capacitor Voltage
ÏÏÏÏÏÏÏÏÏÏ
Output Voltage
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
Modulation Input Voltage
Time – 0.1 ms/div
NE555, SA555, SE555PRECISION TIMERS
SLFS022D – SEPTEMBER 1973 – REVISED JUNE 2003
15POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
APPLICATION INFORMATION
sequential timer
Many applications, such as computers, require signals for initializing conditions during start-up. Otherapplications, such as test equipment, require activation of test signals in sequence. These timing circuits canbe connected to provide such sequential control. The timers can be used in various combinations of astableor monostable circuit connections, with or without modulation, for extremely flexible waveform control. Figure 22shows a sequencer circuit with possible applications in many systems, and Figure 23 shows the outputwaveforms.
S
VCC
RESET VCCOUT
DISCH
GND
CONT
TRIG
4 8
3
7
6
1
5
2
THRES
RC
CC
0.01
CC = 14.7 µFRC = 100 kΩ Output C
RESET VCCOUT
DISCH
GND
CONT
TRIG
4 8
3
7
6
1
5
2
THRES
RB 33 kΩ
0.001
0.01µF
CB = 4.7 µFRB = 100 kΩ
Output BOutput ARA = 100 kΩCA = 10 µF
µF0.01
µF0.001
33 kΩRA
THRES
2
5
1
6
7
3
84
TRIG
CONT
GND
DISCH
OUTVCCRESET
µF
µF
CBCA
Pin numbers shown are for the D, JG, P, PS, and PW packages.NOTE A: S closes momentarily at t = 0.
Figure 22. Sequential Timer Circuit
Vo
ltag
e –
5 V
/div
t – Time – 1 s/div
ÏÏÏÏÏSee Figure 22
ÏÏÏÏOutput A
ÏÏÏÏÏÏÏÏ
Output B
ÏÏÏÏOutput C
ÏÏt = 0
ÏÏÏÏÏtwC = 1.1 RCCCÏÏÏtwC
ÏÏÏÏÏÏtwB = 1.1 RBCB
ÏÏÏÏÏtwA = 1.1 RACA
ÏÏÏÏ
twA
ÏÏÏÏ
twB
Figure 23. Sequential Timer Waveforms
MECHANICAL DATA
MCER001A – JANUARY 1995 – REVISED JANUARY 1997
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE
0.310 (7,87)0.290 (7,37)
0.014 (0,36)0.008 (0,20)
Seating Plane
4040107/C 08/96
5
40.065 (1,65)0.045 (1,14)
8
1
0.020 (0,51) MIN
0.400 (10,16)0.355 (9,00)
0.015 (0,38)0.023 (0,58)
0.063 (1,60)0.015 (0,38)
0.200 (5,08) MAX
0.130 (3,30) MIN
0.245 (6,22)0.280 (7,11)
0.100 (2,54)
0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.C. This package can be hermetically sealed with a ceramic lid using glass frit.D. Index point is provided on cap for terminal identification.E. Falls within MIL STD 1835 GDIP1-T8
MECHANICAL DATA
MLCC006B – OCTOBER 1996
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER
4040140/D 10/96
28 TERMINAL SHOWN
B
0.358(9,09)
MAX
(11,63)
0.560(14,22)
0.560
0.458
0.858(21,8)
1.063(27,0)
(14,22)
ANO. OF
MINMAX
0.358
0.660
0.761
0.458
0.342(8,69)
MIN
(11,23)
(16,26)0.640
0.739
0.442
(9,09)
(11,63)
(16,76)
0.962
1.165
(23,83)0.938
(28,99)1.141
(24,43)
(29,59)
(19,32)(18,78)
**
20
28
52
44
68
84
0.020 (0,51)
TERMINALS
0.080 (2,03)0.064 (1,63)
(7,80)0.307
(10,31)0.406
(12,58)0.495
(12,58)0.495
(21,6)0.850
(26,6)1.047
0.045 (1,14)
0.045 (1,14)0.035 (0,89)
0.035 (0,89)
0.010 (0,25)
121314151618 17
11
10
8
9
7
5
432
0.020 (0,51)0.010 (0,25)
6
12826 27
19
21B SQ
A SQ22
23
24
25
20
0.055 (1,40)0.045 (1,14)
0.028 (0,71)0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.C. This package can be hermetically sealed with a metal lid.D. The terminals are gold plated.E. Falls within JEDEC MS-004
MECHANICAL DATA
MPDI001A – JANUARY 1995 – REVISED JUNE 1999
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
P (R-PDIP-T8) PLASTIC DUAL-IN-LINE
8
4
0.015 (0,38)
Gage Plane
0.325 (8,26)0.300 (7,62)
0.010 (0,25) NOM
MAX0.430 (10,92)
4040082/D 05/98
0.200 (5,08) MAX
0.125 (3,18) MIN
5
0.355 (9,02)
0.020 (0,51) MIN
0.070 (1,78) MAX
0.240 (6,10)0.260 (6,60)
0.400 (10,60)
1
0.015 (0,38)0.021 (0,53)
Seating Plane
M0.010 (0,25)
0.100 (2,54)
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.C. Falls within JEDEC MS-001
For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm
MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE
BB AC AD
0.325 (8,26)0.300 (7,62)
0.010 (0,25) NOM
Gauge Plane
0.015 (0,38)
0.430 (10,92) MAX
20
1.060(26,92)
0.940(23,88)
18
0.920
0.850
14
0.775
0.745
(19,69)
(18,92)
16
0.775(19,69)
(18,92)0.745
A MIN
DIM
A MAX
PINS **
(23,37)
(21,59)
Seating Plane
14/18 PIN ONLY20 pin vendor option
4040049/E 12/2002
9
80.070 (1,78)
A
0.045 (1,14)0.020 (0,51) MIN
16
1
0.015 (0,38)0.021 (0,53)
0.200 (5,08) MAX
0.125 (3,18) MIN
0.240 (6,10)0.260 (6,60)
M0.010 (0,25)
0.100 (2,54)
16 PINS SHOWN
MS-100VARIATION
AAC
D
D
D0.030 (0,76)
0.045 (1,14)
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body lrngth (Dim A).
D. The 20 pin end lead shoulder width is a vendor option, either half or full width.
MECHANICAL DATA
MPDI008 – OCTOBER 1994
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE24 PIN SHOWN
12
Seating Plane
0.560 (14,22)0.520 (13,21)
13
0.610 (15,49)0.590 (14,99)
524840
0.125 (3,18) MIN
2.390(60,71)
(62,23)(53,09)
(51,82)2.040
2.090 2.450 2.650(67,31)
(65,79)2.590
0.010 (0,25) NOM
4040053/B 04/95
A
0.060 (1,52) TYP
1
24
322824
1.230(31,24)
(32,26) (36,83)
(35,81)1.410
1.4501.270
PINS **DIM
0.015 (0,38)0.021 (0,53)
A MIN
A MAX1.650
(41,91)
(40,89)1.610
0.020 (0,51) MIN
0.200 (5,08) MAX
0.100 (2,54)
M0.010 (0,25)
0°–15°
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.C. Falls within JEDEC MS-011D. Falls within JEDEC MS-015 (32 pin only)
MECHANICAL DATA
MSOI002B – JANUARY 1995 – REVISED SEPTEMBER 2001
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE8 PINS SHOWN
8
0.197(5,00)
A MAX
A MIN(4,80)0.189 0.337
(8,55)
(8,75)0.344
14
0.386(9,80)
(10,00)0.394
16DIM
PINS **
4040047/E 09/01
0.069 (1,75) MAX
Seating Plane
0.004 (0,10)0.010 (0,25)
0.010 (0,25)
0.016 (0,40)0.044 (1,12)
0.244 (6,20)0.228 (5,80)
0.020 (0,51)0.014 (0,35)
1 4
8 5
0.150 (3,81)0.157 (4,00)
0.008 (0,20) NOM
0°– 8°
Gage Plane
A
0.004 (0,10)
0.010 (0,25)0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).D. Falls within JEDEC MS-012
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE14 PINS SHOWN
0,65 M0,10
0,10
0,25
0,500,75
0,15 NOM
Gage Plane
28
9,80
9,60
24
7,90
7,70
2016
6,60
6,40
4040064/F 01/97
0,30
6,606,20
8
0,19
4,304,50
7
0,15
14
A
1
1,20 MAX
14
5,10
4,90
8
3,10
2,90
A MAX
A MIN
DIMPINS **
0,05
4,90
5,10
Seating Plane
0°–8°
NOTES: A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.D. Falls within JEDEC MO-153
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,enhancements, improvements, and other changes to its products and services at any time and to discontinueany product or service without notice. Customers should obtain the latest relevant information before placingorders and should verify that such information is current and complete. All products are sold subject to TI’s termsand conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale inaccordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TIdeems necessary to support this warranty. Except where mandated by government requirements, testing of allparameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible fortheir products and applications using TI components. To minimize the risks associated with customer productsand applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or processin which TI products or services are used. Information published by TI regarding third–party products or servicesdoes not constitute a license from TI to use such products or services or a warranty or endorsement thereof.Use of such information may require a license from a third party under the patents or other intellectual propertyof the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of information in TI data books or data sheets is permissible only if reproduction is withoutalteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproductionof this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable forsuch altered documentation.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for thatproduct or service voids all express and any implied warranties for the associated TI product or service andis an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Following are URLs where you can obtain information on other Texas Instruments products & applicationsolutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio
Data Converters dataconverter.ti.com Automotive www.ti.com/automotive
DSP dsp.ti.com Broadband www.ti.com/broadband
Interface interface.ti.com Digital Control www.ti.com/digitalcontrol
Logic logic.ti.com Military www.ti.com/military
Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork
Microcontrollers microcontroller.ti.com Security www.ti.com/security
Telephony www.ti.com/telephony
Video & Imaging www.ti.com/video
Wireless www.ti.com/wireless
Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265
Copyright 2003, Texas Instruments Incorporated