8/22/2019 Sequential Code in VHDL
1/42
Sequential Code in VHDL
Muhammad Ali Raza Anjum
8/22/2019 Sequential Code in VHDL
2/42
Introduction VHDL is inherently CONCURRENT
PROCESSES,FUNCTONS & PROCEDURES are theonly sections of code that are executed sequentially
Indeed we can model COMBINATIONAL circuits
using sequential code Sequential code is also called behavioral code
Statements discussed today are all sequential, that
means, allowed only inside PROCESSES ,FUNCTIONS or PROCEDURES
They are : IF, WAIT, CASE & LOOP
8/22/2019 Sequential Code in VHDL
3/42
Introduction This week well concentrate on PROCESSES
FUNCTIONS & PROCEDURES, although verysimilar, are intended for system-level design
8/22/2019 Sequential Code in VHDL
4/42
Processes A PROCESS is a sequential section of VHDL code.
It is characterized by the presence of IF, WAIT,CASE, or LOOP, and by a sensitivity list
A PROCESS must be installed in the main code, and
is executed every time a signal in the sensitivity listchanges
VARIABLES are optional, if used, they must be
declared in the declarative part of the PROCESS The use of a label is also optional, its purpose is to
improve code readability.
8/22/2019 Sequential Code in VHDL
5/42
Processes Example: DFF with
Asynchronous Reset #1
8/22/2019 Sequential Code in VHDL
6/42
VARIABLES & SIGNALS VHDL has two ways of passing non-static values
around: by means of a SIGNAL or by means of aVARIABLE
A SIGNAL can be declared in a PACKAGE, ENTITYor ARCHITECTURE
A VARIABLE can only be declared inside a piece ofsequential code (in a PROCESS, for example)
Therefore, while the value of the former can be global,
the latter is always local. The value of a VARIABLE can never be passed out of
the PROCESS directly; if necessary, then it must beassigned to a SIGNAL
8/22/2019 Sequential Code in VHDL
7/42
VARIABLES & SIGNALS VARIABLES are restricted to be used inside a sequential
code only
That is, inside a FUNCTION, PROCESS or PROCEDURE
Thus contrary to SIGNAL, a VARIABLE can never beGLOBAL
Hence its value cannot be passed out directly On the other hand, the update of a VARIABLE is
immediate
For SIGNAL its new value is generally only guaranteed tobe available after the conclusion of the present run of thePROCESS.
Finally, assignment operator for a SIGNAL is
8/22/2019 Sequential Code in VHDL
8/42
IF Statement As mentioned earlier, IF, WAIT, CASE, and LOOP
are the statements intended for sequential code Therefore, they can only be used inside a PROCESS,
FUNCTION or PROCEDURE
Syntax IF (x'0');
8/22/2019 Sequential Code in VHDL
9/42
IF Statement Example: One-digit Counter #1
The code below implements a progressive 1-digit decimalcounter (0 - 9 - 0). A top-level diagram of the circuit is
shown. It contains a single-bit input (clk) and a 4-bit output
(digit). The IF statement is used in this example. A variable,
temp, was employed
8/22/2019 Sequential Code in VHDL
10/42
IF Statement
8/22/2019 Sequential Code in VHDL
11/42
IF Statement Example: Shift Register
The output bit (q) must be four positive clock edges behindthe input bit (d). It also contains an asynchronous reset,
which must force all flip-flop outputs to 0 when asserted. In
this example, the IF statement is again employed.
8/22/2019 Sequential Code in VHDL
12/42
IF Statement
8/22/2019 Sequential Code in VHDL
13/42
WAIT Statement The operation of WAIT is sometimes similar to that of
IF. However, more than one form of WAIT is available
Moreover, contrary to when IF, CASE, or LOOP are
used, the PROCESS cannot have a sensitivity listwhen WAIT is employed.
Its syntax (there are three forms of WAIT) is shown
below: WAIT UNTIL signal_condition;
WAIT ON signal1 [, signal2, ... ];
WAIT FOR time;
8/22/2019 Sequential Code in VHDL
14/42
WAIT Statement The WAIT UNTIL statement accepts only one signal
Since the PROCESS has no sensitivity list in this case,WAIT UNTIL must be the first statement in the
PROCESS.
Example: 8-bit register with synchronous reset.\
8/22/2019 Sequential Code in VHDL
15/42
WAIT Statement WAIT ON, on the other hand, accepts multiple signals
The PROCESS is put on hold until any of the signalslisted changes
Example: 8-bit register with asynchronous reset
8/22/2019 Sequential Code in VHDL
16/42
WAIT Statement Finally, WAIT FOR is intended for simulation only
(waveform generation for test benches) Example: WAIT FOR 5ns
8/22/2019 Sequential Code in VHDL
17/42
WAIT Statement Example: DFF with
Asynchronous Reset #2 The code below
implements the same
DFF, however, here
WAIT ON is usedinstead of IF only
8/22/2019 Sequential Code in VHDL
18/42
WAIT Statement Example: One-digit
Counter #2 The code belowimplements the same
progressive 1-digit
decimal counter,however, WAIT
UNTIL was used
instead of IF only
8/22/2019 Sequential Code in VHDL
19/42
CASE Statement CASE is another statement intended exclusively for
sequential code (along with IF, LOOP, and WAIT) Example:
CASE control IS
WHEN "00" => x
8/22/2019 Sequential Code in VHDL
20/42
CASE Statement All permutations must be tested, so the keyword
OTHERS is often helpful Another important keyword is NULL (the counterpart
of UNAFFECTED), which should be used when no
action is to take place.
CASE allows multiple assignments for each test
condition (as shown in the example above), while
WHEN allows only one
8/22/2019 Sequential Code in VHDL
21/42
CASE Statement Example: DFF with
Asynchronous Reset#3
The code below
implements the same
DFF, however, hereCASE was used
instead of IF only
8/22/2019 Sequential Code in VHDL
22/42
CASE Statement Example: Two-digit Counter with SSD Output
The code below implements a progressive 2-digit decimalcounter (0 ! 99 ! 0), with external asynchronous reset plus
binary-coded decimal (BCD) to seven-segment display (SSD)
conversion.
8/22/2019 Sequential Code in VHDL
23/42
CASE Statement
8/22/2019 Sequential Code in VHDL
24/42
CASE Statement
8/22/2019 Sequential Code in VHDL
25/42
LOOP Statement LOOP is useful when a piece of code must be
instantiated several times
Like IF, WAIT, and CASE, LOOP is intendedexclusively for sequential code. so it too can only beused inside a PROCESS, FUNCTION, or
PROCEDURE There are several ways of using LOOP, as shown in
the . FOR / LOOP
WHILE / LOOP
With EXIT
With NEXT
8/22/2019 Sequential Code in VHDL
26/42
LOOP Statement Example of FOR / LOOP:
FOR i IN 0 TO 5 LOOP x(i)
8/22/2019 Sequential Code in VHDL
27/42
LOOP Statement Example with EXIT:
FOR i IN data'RANGE LOOP
CASE data(i) IS
WHEN '0' => count:=count+1;
WHEN OTHERS => EXIT;
END CASE; END LOOP;
Example with NEXT: FOR i IN 0 TO 15 LOOP
NEXT WHEN i=skip; -- jumps to next iteration
(...)
END LOOP;
8/22/2019 Sequential Code in VHDL
28/42
LOOP Statement Example: Carry Ripple Adder
Figure shows an 8-bit unsigned carry ripple adder. The top-level diagram shows the inputs and outputs of the circuit: a
and b are the input vectors to be added, cin is the carry-in
bit,s is the sum vector, and cout is the carry-out bit. The one-
level below-top diagram shows how the carry bits propagate(ripple).
8/22/2019 Sequential Code in VHDL
29/42
LOOP Statement Each section of the latter diagram is a full-adder unit.
Thus its outputs can be computed by means of:
Two solutions are presented
Solution 1: Generic, with VECTORS
Solution 2: non-generic, with INTEGERS
8/22/2019 Sequential Code in VHDL
30/42
LOOP Statement
8/22/2019 Sequential Code in VHDL
31/42
LOOP Statement
8/22/2019 Sequential Code in VHDL
32/42
LOOP Statement Example: Simple Barrel
Shifter
In this case, the circuit must
shift the input vector (of
size 8).When actually
shifted (shift = 1), the LSB
bit must be filled with 0(shown in the bottom left
corner of the diagram). If
shift = 0, then outp = inp; if
shift = 1, then outp(0) = 0
and outp(i) = inp(i 1), for i
1 to 7
8/22/2019 Sequential Code in VHDL
33/42
LOOP Statement
8/22/2019 Sequential Code in VHDL
34/42
LOOP Statement Example: Leading Zeros
The design below counts the number of leading zeros in a
binary vector, starting from the left end. The solution
illustrates the use of LOOP / EXIT. Recall that EXIT implies
not a escape from the current iteration of the loop, but rather a
definite exit from it (that is, even if i is still within thespecified range, the LOOP statement will be considered as
concluded). In this example, the loop will end as soon as a 1
is found in the data vector.
8/22/2019 Sequential Code in VHDL
35/42
LOOP Statement
8/22/2019 Sequential Code in VHDL
36/42
CASE versus IF Example: The codes below implement the same
physical multiplexer circuit.
With IF: IF (sel="00") THEN x
8/22/2019 Sequential Code in VHDL
37/42
CASE versus WHEN CASE and WHEN are very similar. However, while one is
concurrent (WHEN), the other is sequential (CASE). Their main
similarities and differences are summarized in the table
8/22/2019 Sequential Code in VHDL
38/42
CASE versus WHEN Example: From a functional point of view, the two
codes below are equivalent.
With WHEN: WITH sel SELECT
x x x x NULL;
END CASE;
8/22/2019 Sequential Code in VHDL
39/42
Combining it all together Example: RAM
Here is another example using sequential code. We show the
implementation of a RAM (random access memory).
A VHDL code that implements the circuit of figure is shown. The
capacity chosen for the RAM is 16 words of length 8 bits each.
Notice that the code is totally generic.
8/22/2019 Sequential Code in VHDL
40/42
Combining it all together
8/22/2019 Sequential Code in VHDL
41/42
Combining it all together
8/22/2019 Sequential Code in VHDL
42/42
Thats all for this week!!! Thank you for your patience & time