×
+ All Categories
Log in
English
Français
Español
Deutsch
The top documents tagged [cadence ddr phy ip silicon]
Home >
cadence ddr phy ip silicon
Physical Verification Signoff for DDR Cadence IP Design
25 views
Tobing Soebroto, Cadence IP Group Presented at Signoff Summit Nov 21, 2013 Physical Verification Signoff for DDR IP using PVS.
235 views