×
+ All Categories
Log in
English
Français
Español
Deutsch
The top documents tagged [layout optimization]
Home >
layout optimization
September 7th, 2005Photon vetoes status report R. Fantechi Photon vetoes status report –WG on photon vetoes active since November First meeting on December.
215 views
Joint Design-Time and Post-Silicon Optimization for Analog Circuits: A Case Study Using High-Speed Transmitter Yiyu Shi, Wei Yao, Lei He, and Sudhakar.
217 views
Zara Case Analysis-Submission by Abhishek Ojha (ePGP-04B-003), Saurabh Singh (ePGP-04B-102) and Toban Varghese (ePGP-04B-116)
38 views
Thesis on designing, modelling mosfets
27 views
topology optimization using ansys.
123 views
September 28 th 2004University of Utah1 A preliminary look Karthik Ramani Power and Temperature-Aware Microarchitecture.
213 views
Topology Optimization in ANSYS
316 views
Yiyu Shi , W ei Yao, Lei He , and Sudhakar Pamarti Electrical Engineering Dept., UCLA
17 views
SuperB Design Progress Paris, Jan 27, 2007 P. Raimondi for the SuperB Team.
220 views
Status on SuperB effort Frascati, March 16, 2006 P. Raimondi.
218 views
Status on SuperB effort
29 views
Christopher Gerth , Michael R ö hrs, Holger Schlarb DESY Hamburg
77 views
Next >