×
+ All Categories
Log in
English
Français
Español
Deutsch
The top documents tagged [nm eot]
Home >
nm eot
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Front End Process July 18, 2001 San Francisco, CA.
220 views
2001 ITRS Front End Process November 29, 2001 Santa Clara, CA.
218 views
Institute of Microelectronics, PKU SINANO Workshop, Montreux, Switzerland Sept. 12~16, 2006 Reliability Degradation Characteristics of Ultra-thin Gate.
212 views
DRC 2009 1 0.37 mS/ m In 0.53 Ga 0.47 As MOSFET with 5 nm channel and self-aligned epitaxial raised source/drain Uttam Singisetti*, Mark A. Wistey, Greg.
213 views
1 In 0.53 Ga 0.47 As MOSFETs with 5 nm channel and self-aligned source/drain by MBE regrowth Uttam Singisetti PhD Defense Aug 21, 2009 *
[email protected]
.
214 views
Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs
47 views
III-V FET Channel Designs for High Current Densities and Thin Inversion Layers
[email protected]
805-893-3244, 805-893-5705 fax Mark Rodwell University.
219 views
Process Technologies For Sub-100-nm InP HBTs & InGaAs MOSFETs
36 views
Radiation induced charge trapping in ultra-thin HfO 2 based MOSFETs
35 views