×
+ All Categories
Log in
English
Français
Español
Deutsch
The top documents tagged [nominal delay]
Home >
nominal delay
© 2005 Altera Corporation © 2006 Altera Corporation Placement and Timing for FPGAs Considering Variations Yan Lin 1, Mike Hutton 2 and Lei He 1 1 EE Department,
225 views
Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn.
213 views
Low Power – High Speed MCML Circuits (II)
72 views