×
+ All Categories
Log in
English
Français
Español
Deutsch
The top documents tagged [synopsys design compiler]
Home >
synopsys design compiler
Verilog
12 views
5. New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter
52 views
2013 SNUG SV Synthesizable SystemVerilog Paper
42 views
Ece5745 Tut2 Dc
217 views
CSCI 660 CSCI-660 Introduction to VLSI Design Khurram Kazi.
247 views
Verilog. The Verilog Language Originally a modeling language for a very efficient event-driven digital logic simulator Later pushed into use as a.
235 views
MicroFix: Exploiting Path-grained Timing Adaptability for Improving Power-Performance Efficiency Guihai Yan, Yinhe Han, Hui Liu, Xiaoyao Liang, Xiaowei.
217 views
Smart Non-Default Routing for Clock Power Reduction
216 views
Architectural-Level Prediction of Interconnect Wirelength and Fanout
30 views
lab2
6 views