+ All Categories
Home > Documents > 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

Date post: 22-Dec-2015
Category:
Upload: baldric-bartholomew-miles
View: 231 times
Download: 4 times
Share this document with a friend
Popular Tags:
18
1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin
Transcript
Page 1: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

1

EEL 4783: HDL in Digital System Design

Lecture 6: Verilog Examples

Prof. Mingjie Lin

Page 2: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

2

Shift Register

Page 3: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

3

SR with Parallel Loads

Page 4: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

4

Barrel SR ------------

Page 5: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

5

Barrel SR

Page 6: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

6

Universal RF

Page 7: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

7

Bi-Directional Bus

Page 8: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

8

Bi-Directional Bus

Page 9: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

9

When a FF is created?

Page 10: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

10

Sync. Data Swapping

Page 11: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

11

Sync. Data Swapping

Page 12: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

12

Sync. Data Swapping

Page 13: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

13

S

Page 14: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

14

S

Page 15: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

15

S

Page 16: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

16

S

Page 17: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

17

S

Page 18: 1 EEL 4783: HDL in Digital System Design Lecture 6: Verilog Examples Prof. Mingjie Lin.

18

Final issues

• Please fill out the student info sheet before leaving

• Come by my office hours (right after class)

• Any questions or concerns?


Recommended