Analog Circuit Design RF Circuits: Wide band, Front-Ends, DAC'sDesign Methodology and Verification for RFand Mixed-Signal Systems Low Power and Low Voltage

Edited byMichiel SteyaertArthur H.M. van RoermundJohan H. Huijsing

ANALOG CIRCUIT DESIGN

Analog Circuit Design

Design Methodology and Verification for RF

and Mixed-Signal Systems, Low Power

and Low Voltage

Edited by

Michiel SteyaertKatholieke Universiteit Leuven,

Belgium

Johan H. HuijsingDelft University of Technology,

The Netherlands

Arthur H.M. van RoermundEindhoven University of Technology,

The Netherlands

RF Circuits: Wide band, Front-Ends, DAC's,

A C.I.P. Catalogue record for this book is available from the Library of Congress.

ISBN 10 1-4020-3884-4 (HB)

ISBN 13 978-1-4020-3885-2 (e-book)

Published by Springer,

Printed on acid-free paper

All Rights Reserved

No part of this work may be reproduced, stored in a retrieval system, or transmitted

in any form or by any means, electronic, mechanical, photocopying, microfilming, recording

or otherwise, without written permission from the Publisher, with the exception

of any material supplied specifically for the purpose of being entered

and executed on a computer system, for exclusive use by the purchaser of the work.

Printed in the Netherlands.

ISBN 10 1-4020-3885-2 (e-book)

P.O. Box 17, 3300 AA Dordrecht, The Netherlands.

ISBN 13 978-1-4020-3884-6 (HB)

© 2006 Springer

www.springer.com

Table of Contents

Preface ................................................................................................ vii

Part I: RF Circutis: wide band, Front-Ends, DAC’sIntroduction ........................................................................................ 1

Ultrawideband Transceivers

John R. Long ...................................................................................... 3

High Data Rate Transmission over Wireless Local Area

Networks

Katelijn Vleugels................................................................................ 15

Low Power Bluetooth Single-Chip Design

Marc Borremans, Paul Goetschalckx ................................................. 25

RF DAC’s: output impedance and distortion

Jurgen Deveugele, Michiel Steyaert................................................... 45

High-Speed Bandpass ADCs

R. Schreier .......................................................................................... 65

High-Speed Digital to Analog Converters

Konstantinos Doris, Arthur van Roermund........................................ 91

Part II: Design Methodology and Verification for RF and Mixed-Signal SystemsIntroduction ........................................................................................ 111

Design Methodology and Model Generation for Complex

Analog Blocks

Georges Gielen ................................................................................... 113

Automated Macromodelling for Simulation of Signals and Noise in

Mixed-Signal/RF Systems

Jaijeet Roychowdhury ........................................................................ 143

A New Methodology for System Verification of RFIC Circuit Blocks

Dave Morris........................................................................................ 169

Platform-Based RF-System Design

Peter Baltus ........................................................................................ 195

Practical Test and BIST Solutions for High Performance Data

Converters

Degang Chen ...................................................................................... 215

Simulation of Functional Mixed Signal Test

Damien Walsh, Aine Joyce, Dave Patrick ......................................... 243

Part III: Low Power and Low VoltageIntroduction ........................................................................................ 249

The Effect of Technology Scaling on Power Dissipation in

Analog Circuits

Klaas Bult ........................................................................................... 251

Low-Voltage, Low-Power Basic Circuits

Andrea Baschirotto, Stefano D’Amico, Piero Malcovati................... 291

0.5 V Analog Integrated Circuits

Limits on ADC Power Dissipation

Ultra Low-Power Low-Voltage Analog Integrated Filter Design

Wireless Inductive Transfer of Power and Data

Robert Puers, Koenraad Van Schuylenbergh, Michael Catrysse, Bart

Peter Kinget, Shouri Chatterjee, and Yannis Tsividis........................ 329

Boris Murmann .................................................................................. 351

Wouter A. Serdijn, Sandro A. P. Haddad, Jader A. De Lima ............ 369

Hermans ............................................................................................. 395

vi

Preface

The book contains the contribution of 18 tutorials of the 14th

workshop on Advances in Analog Circuit Design. Each part

discusses a specific to-date topic on new and valuable design

ideas in the area of analog circuit design. Each part is presented

by six experts in that field and state of the art information is

shared and overviewed. This book is number 14 in this

successful series of Analog Circuit Design, providing valuable

information and excellent overviews of analog circuit design,

CAD and RF systems. These books can be seen as a reference to

those people involved in analog and mixed signal design.

This years workshop was held in Limerick, Ireland and

The topics of 2005 are:

RF Circuits: wide band, front-ends, DAC's

Design Methodology and Verification of RF and Mixed-

Signal Systems

Low Power and Low Voltage

The other topics covered before in this series:

1992 Scheveningen (NL):

Opamps, ADC, Analog CAD

1993 Leuven (B):

Mixed-mode A/D design, Sensor interfaces, Communication

circuits

1994 Eindhoven (NL)

Low-power low-voltage, Integrated filters, Smart power

,

organized by B. Hunt from Analog Devices, Ireland.

1995 Villach (A)

Low-noise/power/voltage, Mixed-mode with CAD tools,

Volt., curr. & time references

1996 Lausanne (CH)

RF CMOS circuit design, Bandpass SD & other data conv.,

Translinear circuits

1997 Como (I)

RF A/D Converters, Sensor & Actuator interfaces, Low-noise

osc., PLLs & synth.

1998 Copenhagen (DK)

1-volt electronics, Design mixed-mode systems, LNAs & RF

poweramps telecom

1999 Nice (F)

XDSL and other comm. Systems, RF-MOST models and

behav. m., Integrated filters and oscillators

2000 Munich (D)

High-speed A/D converters, Mixed signal design, PLLs and

Synthesizers

2001 Noordwijk (NL)

Scalable analog circuits, High-speed D/A converters, RF

power amplifiers

2002 Spa (B)

Structured Mixed-Mode Design, Multi-bit Sigma-Delta

Converters, Short Range RF Circuits

2003 Graz (A)

Fractional-N Synthesis, Design for Robustness, Line and Bus

Drivers

viii

2004 Montreux (Sw)

Sensor and Actuator Interface Electronics, Integrated High-

Voltage Electronics and Power Management, Low-Power and

High-Resolution ADC's

I sincerely hope that this series provide valuable contributions

to our Analog Circuit Design community.

Michiel. Steyaert

ix

Part I: RF Circuits: wide band, Front-Ends, DAC's

The trends in RF circuits is since several years towards the fully

integration. Secondly we see the further requirements to the needs of

higher data-rates and as such higher bandwidths. The discussion of

shifting the digital boundary closers and closer to the antenna, results in

the ever increasing requirements for AD/DA converters. For that in this

part the different trends are discussed trough different systems over

different building blocks.

The first topic addresses a total different communication systems: UWB

(Ultra Wide Band). There are two approaches towards ultra wide band

systems. The first is an 'extension' of the WLAN OFDM system, the other

one is the use of impulse radio systems. For the later one, new

architecture, new circuit structures and new topologies are required. As

such still a long way has to be performed. The first approach is basically

an extension of the WLAN. For that the second paper handles in detail

WLAN systems. The many years of research in those systems has

resulted nowadys in the extremely high integration in RF CMOS. The

third paper addresses even more standard products , Bluetooth devices.

Low power, fully integration deals nowadays with digital interference

effects and the requirements towards deep submicron.

The next three papers deal with the AD/DA converters. The first and the

last one deal with design issues for DAC topologies with clock rates

reaching 1GHz. It is clear that at that moment dynamic performances are

becoming the dominant issue. Especially the finite output impedance of

the topologies, in combination with the signal dependency results in

important distortion components. The last paper deals in detail about the

timing issues and design trade offs for the master-slave latch and driver

circuits. The last but one paper discusses high speed band pass ADC's. To

perform AD conversion at a high IF frequency, continuous time ADC's

are proposed. Implementation issues are discussed and by using active

RC integrators, high performance and high integration can be obtained,

however at the cost of power drain.

Michiel Steyaert

ULTRAWIDEBAND TRANSCEIVERS

John R. LongElectronics Research Laboratory/DIMES

Delft University of TechnologyMekelweg 4, 2628CD Delft, The Netherlands

Abstract

An overview of existing ultrawideband (UWB) technologies is

presented in this paper, including multi-band OFDM (MB-OFDM,

scalable for data rates from 55-480Mb/s). Time-domain impulse

radio and wideband FM approaches to UWB for low (<100 kb/s)

and medium data rates (100 kb/s-10 Mb/s) are also described.

1. Introduction

Ultrawideband (UWB) communication technology is defined as any scheme that

occupies more than 500MHz bandwidth, or where the ratio of channel bandwidth

to centre frequency is larger than 20%. Early UWB system development concen-

trated on imaging radar, which is used for precise location finding and imaging.

The recent interest in UWB communication systems arises from the desire for

high-speed, short-range networking (e.g., to support multimedia applications),

although UWB technology can also be used in low power, low bit-rate applica-

tions. UWB has the potential to support a number of applications more effec-

tively that other short-range wireless alternatives, such as the 802.11 or

Bluetooth systems, as illustrated by the data throughput versus distance curves of

Fig. 1. The IEEE 802.15.3a group has proposed a physical layer standard for IC

development that has led to the development of commercial UWB chipsets by a

number of vendors.

The motivation for wideband transmission can be seen from Shannon’s theorem,

which relates the signal-to-noise ratio (S/N) and bandwidth (W) of a system to

the channel capacity (C). For low S/N ratios,

Eq. 1.

Eq. 1 predicts that capacity can be improved by either increasing the effective

signal-to-noise ratio or by increasing the system bandwidth. For conventional

narrowband systems, bandwidth improvements have been realized by decreasing

C Wlog2 1 S N⁄+( ) W S N⁄( )≈=

3

M. Steyaert et al. (eds), Analog Circuit Design, 3–14.

© 2006 Springer. Printed in the Netherlands.

the range (thereby decreasing the S/N ratio) or through the use of error correcting

coding. The GHz bandwidths available in an ultrawideband system allows large

increases in capacity without compromising range or adding overhead by coding.

The recent ruling by the Federal Communications Commission in the United

States permits use of the 3.1-10.6GHz band for communications with a average

power spectral density (PSD) to less than -41dBm (measured in a 1MHz band-

width using an isotropic antenna) as shown in Fig. 2. By restricting the PSD, the

received power is constrained at a given distance. The typical S/N ratio will be

low (approx. 0dB) for these systems. Therefore, using as much of the allocated

bandwidth as possible is the most effective way of achieving higher data rates,

although advanced forward error correcting codes may be used (at the cost of

complexity) to realize further gains. A few of the commercial narrowband sys-

tems shown in Fig. 2, such as DCS-1800 and 802.11 LAN (not to scale) are

strong sources of potential interference, and so co-existence of UWB with other

systems must be addressed in any practical system implementation.

2. Multiband OFDM (MB-OFDM)

The proposed standard for high data-rate applications using UWB technology

(IEEE 802.15.3a) is multiband OFDM [1], which offers bit rates ranging from 55

to 480 Mbit/s. In the proposed standard, the 3-10GHz spectrum approved for

indoor use is divided into 14 bands that are 528MHz wide. For the first genera-

tion of MB-OFDM systems, potential interference from WLAN and other com-

mercial sources are limited, as only bands 1-3 are used (see Fig. 3). These bands

lie between the 2.4GHz ISM and 5-6GHz bands used by 802.11 WLAN. MB-

0.10

1

10

100

1000

0 10 20 30 40 50 60 70 80 90 100

Th

rou

gh

pu

t, i

n M

b/s

Range, in metres

UWB (802.15.3a)

802.11a802.11b

802.15.4

Fig. 1: Comparison of data throughput and range for IEEE 802 standards.

4

OFDM is therefore scalable, and channel capacity can be added as technology

improves or capacity requirements increase by adding more 528MHz wide bands

to the system.

The OFDM symbols are interleaved across all transmit bands to add frequency

diversity into the system and provide robustness against multi-path and other

types of interference. One advantage of using OFDM, is that tones can be

switched off near frequencies (or in bands) which must be protected from interef-

erence. Since each MB-OFDM band is only 528MHz wide, this reduces the

demands on the bandwidth of the signals which the transmitter and receiver must

process. A guard interval is inserted between OFDM symbols in order to allow

sufficient time to with between channels, however, switching must be achieved

within 9ns.

The architecture of the MB-OFDM transmitter and receiver is similar to other

OFDM systems. This allows manufacturers to leverage existing OFDM designs

1.0 10.0

-75

-70

-60

-65

-55

Frequency, in GHz

UW

B E

mis

sio

n L

evel, in

dB

m

-50

-45

-40

UWBrange

GPS

DCS-1800 802.11 LAN (+16dBm to +29dBm)

FCC Limit

ETSI Limit

Fig. 2: UWB indoor spectral mask.

3.0 6.0

-30

-20

0

-10

10

Frequency, in GHz

Po

we

r L

ev

el,

in

dB

m

20

30

40

3.5 4.0 4.5 5.0 5.52.5

1 2 3

MB-OFDM Group A

Fig. 3: Frequency bands proposed for the first generation of MB-OFDM.

IEEE 802.11a

5

for the development of MB-OFDM ICs. Restrictions on the transmit constella-

tion size and signal processing overhead allow simplified implementations. For

data rates below 80Mb/s a full I/Q transmitter is not required. This reduces the

size of the analog portion of the transmit chain on an IC by about one-half.

One method of implementing a fast switching source for bands 1-3 is shown in

Fig. 4. the centre frequencies for the sub-bands are 3432, 3960 and 4488MHz,

respectively. Frequency division from a master PLL source produces a number of

sub-frequencies, and single-sideband mixers are then used to combine the

desired tones to create local oscillators centred in each sub-band under digital

control (the select function in Fig. 4).

On the transmit side, OFDM produces a peak-to-average ratio of 21dB for the

transmit signal. The required RF power output is

Eq. 2.

Adding 10dB margin to ensure linearity and assuming a Class A (linear) power

amplifier with 10-20% efficiency, the dc power consumption required is

Eq. 3.

Other circuitry will swamp out power consumption of the power amplifier,

unlike other wireless systems where the power consumed by the power amp

dominates.

A simulated link budget [1] for the 110Mbits/s data rate predicts a 6.6dB noise

figure receiver is required with a sensitivity of -80.5dBm (assuming a 3-band

transceiver, -10.3dBm transmit power, 6dB link margin and 0dBi gain antennas).

Power consumption of a 130nm CMOS implementation operating at 110Mb/s is

PLL

8 2

SSB Mixer Select

SSB Mixer

Sampling

Output

Frequency

4224MHz

528MHz

264MHz

792MHz

Fig. 4: Fast-switching frequency synthesis.

41.25dBm MHz⋅– 10 528( )log+ 14– dBm=

PDC

Pac

η⁄ 4dBm– 0.1⁄ 4mW= = =

6