+ All Categories
Home > Documents > Direct Position and Time Digitizer for Position-Sensitive Proportional Counters

Direct Position and Time Digitizer for Position-Sensitive Proportional Counters

Date post: 25-Sep-2016
Category:
Upload: frank-j
View: 214 times
Download: 0 times
Share this document with a friend
2
IEEE Transactions on Nuclear Science, Vol. NS-27, No. 1, February 1980 DIRECT POSITION AND TIME DIGITIZER FOR POSITION-SENSITIVE PROPORTIONAL COUNTERS Frank J. Lynch Argonne National Laboratory Argonne, Illinois 60439 Abstract A circuit for directly digitizing the location and flight time of neutrons detected in a 2-dimensional position-sensitive proportional counter has been constructed and is now in use here in diffraction experiments with the pulsed neutron source. The position along each coordinate is digitized directly by counting pulses from a 250 MHz clock during the time interval corresponding to the difference in rise times of pulses from the opposite ends of a resistive cathode. In addition, a slower time base is included for digitizing the neutron time-of-flight. The circuits, on a single CAMAC board, provide 8 binary bits of x position, 8 bits of y position and 12 bits of time without adding to the system deadtime. All- digital circuitry assures -linearity, stability and reliability. Introduction The position of a neutron detected in a Borkowski- Kopp[] position sensitive proportional counter, PSPC, is usually derived from the difference in rise times of pulses from the two ends of a resistive cathode. Heretofore, this time difference was digitized by means of a time-to-amplitude converter, TAC, followed by an analog-to-digital converter, ADC. In addition to being complex and expensive, this combination imposes unnecessary limitations on counting rate and accuracy. It adds to the dead time of the system, and has the further disadvantages of analog systems: calibration may change with counting rate and temperature, and linearity depends on careful adjustment. A direct time digitizer, DTD, has obvious advantages for time measurement over a fixed time range with modest resolution. (The best time resolution reported for a DTD is lns.)[2] The DTD counts pulses from a highly stable clock during the measurement time, registering a representative number at the end of the interval. Therefore, it doesn't add to the dead time of the system. Furthermore, it is basically linear, and its calibration is stable, independent of counting rate and temperature. The DTD described here was designed to meet the particular requirements of a high pressure PSPC constructed by us recently at Oak Ridge National Laboratory under the tutelage of M. Kopp and J. Williams, but it can be adapted to other systems requiring a fixed time range. Position Digitizer The maximum difference in rise times of the pulses from opposite ends of the cathodes of the PSPC is about hus. To cover this range with an 8 binary bit scaler, a 250 MHz clock was chosen providing a time range of 1.024is. The basic schematic diagram of the digitizer for either position coordinate is shown in Figure 1. Fast NIM pulses from timing single channel analyzers mark the time that the amplified pulses from the ends of the cathode reach 50% of their Work performed under the auspices of U.S. Dept. of Energy. peak value. One pulse, the start pulse, sets the start flip flop, FF, thereby enabling the scaler to count pulses from the 250 MHz clock. The other pulse, the stop pulse, after a fixed delay of one ps, sets the stop FF which resets the start FF, thereby stopping the counting, and sends a look-at-me signal to the CAMAC crate controller signaling that encoding is complete. In the absence of a stop pulse, the overflow pulse from the position scaler resets the start FF and clears the position scaler. A gate pulse derived from single channel analysis of the amplitudes of the sum of the four cathode signals enables the start and stop pulses to make a conversion only when the amplitude of the sum pulse falls within the range of neutron pulse amplitudes. An additional gate input is provided to block conversion during and shortly after the beam pulse. READOUT Fig. 1. POSITION DIGITIZER Time Digitizer Encoding the time of detection of the neutron relative to its time of generation (neutron time-of- flight) is achieved by means of a separate crystal- controlled clock with 250 kHz frequency, 12 bit scaler and slave register. Figure 2 is a simplified schematic diagram. A signal marking the time of arrival of the proton burst at the spallation target clears the time scaler and starts it counting the clock pulses. When a neutron is detected causing a gate pulse, the output slave register, which is copying the state of the time scaler, stops and holds the digital time record until the 12 bits of time and 0018-9499/80/0200-0327$00.75©) 1980 IEEE 327
Transcript
Page 1: Direct Position and Time Digitizer for Position-Sensitive Proportional Counters

IEEE Transactions on Nuclear Science, Vol. NS-27, No. 1, February 1980

DIRECT POSITION AND TIME DIGITIZER FOR POSITION-SENSITIVE PROPORTIONAL COUNTERSFrank J. Lynch

Argonne National LaboratoryArgonne, Illinois 60439

Abstract

A circuit for directly digitizing the locationand flight time of neutrons detected in a 2-dimensionalposition-sensitive proportional counter has beenconstructed and is now in use here in diffractionexperiments with the pulsed neutron source. Theposition along each coordinate is digitized directlyby counting pulses from a 250 MHz clock during thetime interval corresponding to the difference in risetimes of pulses from the opposite ends of a resistivecathode. In addition, a slower time base is includedfor digitizing the neutron time-of-flight. Thecircuits, on a single CAMAC board, provide 8 binarybits of x position, 8 bits of y position and 12 bitsof time without adding to the system deadtime. All-digital circuitry assures -linearity, stability andreliability.

Introduction

The position of a neutron detected in a Borkowski-Kopp[] position sensitive proportional counter, PSPC,is usually derived from the difference in rise timesof pulses from the two ends of a resistive cathode.Heretofore, this time difference was digitized bymeans of a time-to-amplitude converter, TAC, followedby an analog-to-digital converter, ADC. In additionto being complex and expensive, this combinationimposes unnecessary limitations on counting rate andaccuracy. It adds to the dead time of the system, andhas the further disadvantages of analog systems:calibration may change with counting rate andtemperature, and linearity depends on carefuladjustment.

A direct time digitizer, DTD, has obviousadvantages for time measurement over a fixed timerange with modest resolution. (The best timeresolution reported for a DTD is lns.)[2] The DTDcounts pulses from a highly stable clock during themeasurement time, registering a representative numberat the end of the interval. Therefore, it doesn'tadd to the dead time of the system. Furthermore, itis basically linear, and its calibration is stable,independent of counting rate and temperature. TheDTD described here was designed to meet the particularrequirements of a high pressure PSPC constructed byus recently at Oak Ridge National Laboratory underthe tutelage of M. Kopp and J. Williams, but it canbe adapted to other systems requiring a fixed timerange.

Position Digitizer

The maximum difference in rise times of thepulses from opposite ends of the cathodes of the PSPCis about hus. To cover this range with an 8 binarybit scaler, a 250 MHz clock was chosen providing atime range of 1.024is. The basic schematic diagramof the digitizer for either position coordinate isshown in Figure 1. Fast NIM pulses from timing singlechannel analyzers mark the time that the amplifiedpulses from the ends of the cathode reach 50% of their

Work performed under the auspices of U.S. Dept. ofEnergy.

peak value. One pulse, the start pulse, sets thestart flip flop, FF, thereby enabling the scaler tocount pulses from the 250 MHz clock. The other pulse,the stop pulse, after a fixed delay of one ps, setsthe stop FF which resets the start FF, therebystopping the counting, and sends a look-at-me signalto the CAMAC crate controller signaling that encodingis complete. In the absence of a stop pulse, theoverflow pulse from the position scaler resets thestart FF and clears the position scaler. A gate pulsederived from single channel analysis of the amplitudesof the sum of the four cathode signals enables thestart and stop pulses to make a conversion only whenthe amplitude of the sum pulse falls within the rangeof neutron pulse amplitudes. An additional gate inputis provided to block conversion during and shortlyafter the beam pulse.

READOUT

Fig. 1. POSITION DIGITIZER

Time Digitizer

Encoding the time of detection of the neutronrelative to its time of generation (neutron time-of-flight) is achieved by means of a separate crystal-controlled clock with 250 kHz frequency, 12 bitscaler and slave register. Figure 2 is a simplifiedschematic diagram. A signal marking the time ofarrival of the proton burst at the spallation targetclears the time scaler and starts it counting theclock pulses. When a neutron is detected causing agate pulse, the output slave register, which iscopying the state of the time scaler, stops and holdsthe digital time record until the 12 bits of time and

0018-9499/80/0200-0327$00.75©) 1980 IEEE 327

Page 2: Direct Position and Time Digitizer for Position-Sensitive Proportional Counters

associated 16 bits of position data have beentransferred to memory by the crate controller. Thecompletion of data transfer is followed by a signalwhich clears the position scaler and resets the gateand stop FFs thereby allowing the time register toimitate the time scaler again, and readying thedigitizer for the next event.

OVERFLOW

(Gate F Sae gs

20 2uCAMIACREADOUT

Fig. 2. TIME OF FLIGHT DIGITIZER

Construction

The position and time encoders plus the CAMAClogic circuits are combined on a single CAMAC boardin a double width CAMAC module. The fast gates andscalers in the position encoders use MECL-III andMECL-10,000 series integrated circuits. The 250 MHzoscillator with stability of 0.003% is crystalcontrolled with ECL level output driving both x andy scalers. Ground plane construction is used in thefast circuits with care to minimize crosstalk. Theremainder of the circuits use TTL integrated circuits.The CAMAC readout employs tristate registers, andconventional logic to communicate with the cratecontroller. Figure 3 is a photograph of the completedunit.

Differential Linearity

Although the DTD is basically linear, differ-ential non linearity occurs in the position channelsbecause of coupling between the scaler outputs andthe clock and enable inputs to the scaler, anddissymmetry in the sensitivity for odd and eventransitions in the scaler first stage. This resultsin a systematic fluctuation of about ±0.25ns in thewidth of the 4nsec time channels or about ±6% inchannel width and differential nonlinearity. Whenthe least significant bit is neglected, the fluctu-ation is about ±0.04nsec or about ±0.5% in channelwidth or differential nonlinearity. The correspondingvalues of integral nonlinearity are approximately±0.025% and ±0.004% of full scale in the two cases.These variations in window width are reproducible andcan be corrected in the data analysis.

Summary

For applications such as the above, the DTD hasthe advantage of negligible dead time, intrinsiclinearity and intrinsic stability. Furthermore, itssimplicity results in low cost and high reliability.

Acknowledgements

I am grateful to R.M. Kash and J.R. Haumann forassistance in design and component selection, toM.K. McGee for the design of the CAMAC readout, toR.W. Bannon for circuit layout, to W. Hoskins andJ. Kara for construction, and to R. Brenner forassistance in testing.

References

1. C.J. Borkowski and M.K. Kopp, Rev. Sci. Instr.46, 951 (1975).

2. G. Lenzi, P. Podini, R. Reverberi and K. Pernestal,NIM 150, 575 (1978).

Fig.3. PHOTOGRAPH OF THE COMPLETED UNIT

328


Recommended