+ All Categories
Home > Documents > L2 V4 06 C264 PSL & Interlock Configuration E 01

L2 V4 06 C264 PSL & Interlock Configuration E 01

Date post: 07-Aug-2018
Category:
Upload: rindarayna
View: 221 times
Download: 3 times
Share this document with a friend

of 14

Transcript
  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    1/30

    MiCOM C264 PSL &INTERLOCKINGSCONFIGURATION

    PCLPCLPCLPCL

    PACiSPACiSPACiSPACiS TechnicalTechnicalTechnicalTechnical TrainingTrainingTrainingTraining LevelLevelLevelLevel 2 22 2

    CS&PCS&PCS&PCS&P – –– – Support Team Support Team Support Team Support Team

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    2/30

    Schneider Electric 2- CS&P – C264 PSL 1 Interlock Configuration – E01

    • Content

    General Features

    PSL Creation

    Interlocking Equation Creation

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    3/30

    Schneider Electric 3- CS&P – C264 PSL 1 Interlock Configuration – E01

    • Content

    General Features

    PSL Creation

    Interlocking Equation Creation

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    4/30

    Schneider Electric 4- CS&P – C264 PSL & Interlock Configuration – E01

    • Technical Data (1)1) Number max of PSL / INTERLOCK per MiCOM C264 => 768

    2) PSL Inputs :- SPS, DPS, MPS (Boolean value per status defined in profile) - MV (Thresholds, Boolean values defined in profile) 

    - SPC, DPC (Boolean value per control defined in profile  ) 3) PSL Outputs :- SPS (advised, advantage => follow execution) 

    - SET when PSL TRUE- RESET when PSL FALSE

    - SELF-CHECK-FAULTY when PSL INVALID- SPC, DPC (FORBIDDEN)

    - SET/CLOSED when PSL TRUE- RESET/OPEN when PSL FALSE- NOTHING when PSL INVALID

    4) PSL Timers :- Settable timer through MiCOM S1 PACiS

    5) PSL Booleans :- Settable input through MiCOM S1 PACiS

    Limit = 50 / C264

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    5/30

    Schneider Electric 5- CS&P – C264 PSL & Interlock Configuration – E01

    • Technical Data (2)1) Since PACiS V4.6 version, it is possible to filter the transient 00 position

    in PSL evaluation for DPS (jammed). This allow to see in FBD the lastposition during jammed position.Ex: if from Open state, it goes to jammed , so Open state is considered in

    the FBD till Closed state appears.2) To configure this possibility, in the “Interlocking ” tab of DPS profile ,choose “Ignored ” for “Motion ” parameter, as follow:

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    6/30

    Schneider Electric 6- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function AND

    TRUE

    FALSE

    INV

    TRUE

    TRUE

    FALSE

    INV

    FALSE

    FALSE

    FALSE

    FALSE

    INV

    INV

    FALSE

    INV

    AND

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    7/30

    Schneider Electric 7- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function OR

    TRUE

    FALSE

    INV

    TRUE

    TRUE

    TRUE

    TRUE

    FALSE

    TRUE

    FALSE

    INV

    INV

    TRUE

    INV

    INV

    OR

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    8/30

    Schneider Electric 8- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function NOT

    TRUE

    FALSE

    INV

    FALSE

    TRUE

    INV

    NOT

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    9/30

    Schneider Electric 9- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function XOR

    TRUE

    FALSE

    INV

    TRUE

    FALSE

    TRUE

    INV

    FALSE

    TRUE

    FALSE

    INV

    INV

    INV

    INV

    INV

    XOR

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    10/30

    Schneider Electric 10- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function BISTABLE (RS)

    Properties :

    - Transition detection- Q is SET when SET input goes from 0 to 1

    - Q is RESET when RESET input goes from 0 to 1- Reset has priority on Set

    This function is working like this up to PACiS V4.5.0!

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    11/30

    Schneider Electric 11- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function BISTABLE (RS)

    Properties :- State detection

    - Q is SET when SET input 1- Q is RESET when RESET input 1

    - Reset has priority on Set

    ! This function is working like this since PACiS V4.5.1

    - Q-1 is the previous value or the value before C264 Init(after DB change only = 0)

    Set

    Reset

    Q

    10

    10

    10

    Q-1

    INV 

    INV 

    INV 

    INV 

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    12/30

    Schneider Electric 12- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function TON

    Output delayed

    Pick-up Timer

    Input

    Output

    INV INV INV  

    Timer stops

    INV INV     INV 

    1

    0

    1

    0

    ! This timer cannot use value less than 50ms

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    13/30

    Schneider Electric 13- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function TOFF

    Drop-off output

    Drop-off timer

    INV INV  

    INV 

    INV 

    Timer stops

    INV 

    INV    INV  INV 

    Input

    Output

    1

    0

    1

    0

    ! This timer cannot use value less than 50ms

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    14/30

    Schneider Electric 14- CS&P – C264 PSL & Interlock Configuration – E01

    • Logic Function nMPSnMPS MASK is used for Fast Load Shedding. It reads an MPS status andaccording on boolean values of the gate will output 1 or 0 depending onMPS statusEx: if MPS state is 3, R goes to 0 , and if MPS state is 8, R goes to 1 …

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    15/30

    Schneider Electric 15- CS&P – C264 PSL & Interlock Configuration – E01

    • Timer & Boolean Settings1) Possibility to dynamically change TON/TOFF timer value using a settableinput.

    2) Possibility to create a fixed Boolean value that can be dynamically

    changed by setting.

    3) These parameters are configured in SCE then appears in C264 setting file

    which can be readable using MiCOM S1 PACiS.

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    16/30

    Schneider Electric 16- CS&P – C264 PSL 1 Interlock Configuration – E01

    • Content

    General Features

    PSL Creation Interlocking Equation Creation

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    17/30

    Schneider Electric 17- CS&P – C264 PSL & Interlock Configuration – E01

    • Add / Configure a PSL (1)1) PSL = FBD Automation can be added at Substation , Voltage Level , Bay ,Module level in Electric hierarchy.

    FBD Automation :browse “User Function” in “Objects Entry” 

    2) Define PSL Inputs and Outputs under FBD Automation and link to

    datapoint

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    18/30

    Schneider Electric 18- CS&P – C264 PSL & Interlock Configuration – E01

    • Add / Configure a PSL (2)3) FBD with Inputs and outputs linked to datapoints :

    FBD Inputs :using SPS, DPS, …

    FBD Output :producing SPS

    Runs on PLC :

    for substation, voltage level PSL, define onwhich C264 PSL is executed

    4) FBD Edition

    Right Click, FBD Edit

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    19/30

    Schneider Electric 19- CS&P – C264 PSL & Interlock Configuration – E01

    • PSL Edition (1)1) FBD Editor :

    FBD Inputs

    FBD Output

    Logic Functions

    AND OR XOR NOT RS TON TOFF nMPS

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    20/30

    Schneider Electric 20- CS&P – C264 PSL & Interlock Configuration – E01

    • PSL Edition (2)2) FBD Construction (1):

    1) Select by clicking onleft mouse button,

    2) click again to put it

    on the desired place

    1) Select point to link byclicking to the leftmouse button,

    2) Keep the left mouse

    pressed to link twopoints

    3) when “white” stroke,release mouse

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    21/30

    Schneider Electric 21- CS&P – C264 PSL & Interlock Configuration – E01

    • PSL Edition (3)2) FBD Construction (2):

    to invert input click onthe right button andchoice

    “toggle negation” 

    to create connectionclick on the right

    button and choice“insert H/VC” 

    to create new inputclick on the rightbutton and choice“duplicate” 

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    22/30

    Schneider Electric 22- CS&P – C264 PSL & Interlock Configuration – E01

    • Save PSL1) PSL Saving :Coherence check done at FBD saving

    FBD Status :computed by SCE - correct = no conception error inside editor 

    - failure / modified = conception error insideeditor

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    23/30

    Schneider Electric 23- CS&P – C264 PSL & Interlock Configuration – E01

    • Add Timer setting1) To create a settable timer value, add an FBD timer object in your

    automation.2) Set the default, min, max and step values.3) Set if this parameter is visible & editable or visible & not editable in

    MiCOM S1

    4) Edit your FBD and link your FBD Timer to the PT input of TON/TOFFgate

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    24/30

    Schneider Electric 24- CS&P – C264 PSL & Interlock Configuration – E01

    • Add Boolean setting1) To create a settable boolean value, add an FBD Boolean object in

    your automation.2) Set the default value, true and false labels.3) Set if this parameter is visible & editable or visible & not editable in

    MiCOM S1.

    4) Edit your FBD and use your FBD Boolean as any FBD input.

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    25/30

    Schneider Electric 25- CS&P – C264 PSL & Interlock Configuration – E01

    • Modify Timer & Boolean Values1) Start MiCOM S1 PACiS and open C264 setting file from zip

    package generated by SCE.2) Start WFTPD software (ftp server)3) FBD Timers and FBD Boolean will appears as following :

    4) You can so modify values according to SCE configuration.

    5) Send new values

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    26/30

    Schneider Electric 26- CS&P – C264 PSL & Interlock Configuration – E01

    • Multi-C264 automation1) as PSL Inputs :- SPS, DPS, MPS coming from another C264

    2) C264 exchanges :- GOOSE transmission

    C264 executing PSL “has for IEC Server” the C264 sendinginformation to it, with property “Goose only” 

    (or “Data Model and Goose”) 

    “Auto Link Client / Server” is existing since PACiS 4.7.x 

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    27/30

    Schneider Electric 27- CS&P – C264 PSL 1 Interlock Configuration – E01

    • Content

    General Features

    PSL Creation Interlocking Equation Creation

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    28/30

    Schneider Electric 28- CS&P – C264 PSL & Interlock Configuration – E01

    • Add an Interlocking equation1) Interlocks are added at SPC DPC level

    Close Intlk SPS :typed information, result of a FBD when SET => control is allowed 

    2) SPC Interlocking

    Close / Open Intlk SPS :typed information, result of a FBD when SET => control is allowed

    3) DPC Interlocking

    Intlk viol. SPS :typed information which is SET if a control is

    refused due to interlock equation.This is used for some SCADA which have nopossibility to know the reason of a NACK(ex: Modbus protocol).

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    29/30

    Schneider Electric 29- CS&P – C264 PSL & Interlock Configuration – E01

    • Configure an Interlocking equation (1)1) Interlocks are Mini PSL, define inputs (no output, output is the interlockSPS) and link to datapoints

    Close Intlk SPS :typed information, result of a FBD

    FBD Interlock :runs on PLC

    FBD Inputs :linked to datapoints 

  • 8/20/2019 L2 V4 06 C264 PSL & Interlock Configuration E 01

    30/30

    Schneider Electric 30- CS&P – C264 PSL & Interlock Configuration – E01

    • Configure an Interlocking equation (2)2) Interlocks Edition : No RS, No TON, No TOFF


Recommended