+ All Categories
Home > Documents > One day National level Workshop on - ksriet.ac.in · 45 nanometer technology, strained silicon...

One day National level Workshop on - ksriet.ac.in · 45 nanometer technology, strained silicon...

Date post: 06-Apr-2018
Category:
Upload: dangkiet
View: 220 times
Download: 6 times
Share this document with a friend
2
K S R INSTITUTE FOR ENGINEERING AND TECHNOLOGY Department of Electronics and Communication Engineering One Day National level Workshop on CMOS VLSI DESIGN USING MICROWIND AND DSCH 18 th March 2016 REGISTRATION FORM Name : ...................................................... Designation : ...................................................... Department : ...................................................... Organization : ..................................................... Address for Communication: ………………………………………………………………………... ………………………………………………………………………… ………………………………………….PIN. ……………………… E-Mail : ...................................................... Mobile No. : ...................................................... Fee Payment Details: Draft No: ____________ Date: ________________ Amount: ____________ Bank: ________________ ______________________________________ (Accommodation is available on chargeable basis if requested) Signature of Signature of Head of the Candidate Department /Institution ORGANIZING COMMITTEE Chief Patrons Lion. Dr.K.S.Rangasamy MJF,Founder & Chairman Thiru.R.Srinivasan, Managing Trustee Patron Dr.M.Venkatesan, Principal, KSRIET Convener Prof.R.Nandakumar, Head/ ECE Coordinator Mr.G.Gowtham Raj, AP/ECE Co-coordinators Mr.R.Tamilmani, AP/ECE Mr.K.Venkatachalam, AP/ECE RESOURCE PERSONS Mr. Shrikant R. Atkarne, Application Engineer (Microwind) , ni logic Pvt. Ltd. (ni2designs), Pune. For further enquiries and communication Mr.G.Gowtham Raj Coordinator, Department of ECE, KSR Institute for Engineering and Technology, Tiruchengode - 637215 Ph: 9444931347/8754960004 [email protected] DD drawn in favor of The Principal KSRIET GENERALPayable at Erode IMPORTANT DATES Registration form along with D.D should reach us on or before: 15.03.2016 Intimation to participant on or before: 16.03.2016 K S R INSTITUTE FOR ENGINEERING AND TECHNOLOGY, TIRUCHENGODE One day National level Workshop on CMOS VLSI DESIGN USING MICROWIND AND DSCH GENERATOR 18 th March 2016 Organized by Department of Electronics and Communication Engineering In Association with NI Logic Pvt. Ltd., Pune K S R INSTITUTE FOR ENGINEERING AND TECHNOLOGY (Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai) Tiruchengode 637 215, Namakkal (Dt.), Phone: 04288-274773 Fax: 04288-274773 Website: www.ksriet.ac.in
Transcript
Page 1: One day National level Workshop on - ksriet.ac.in · 45 nanometer technology, strained silicon design, 45nm rules & characteristics, ASIC ... Introduction to MICROWIND software &

K S R INSTITUTE FOR ENGINEERING AND TECHNOLOGY

Department of Electronics and Communication Engineering

One Day National level Workshop on CMOS VLSI DESIGN USING MICROWIND AND DSCH

18th March 2016

REGISTRATION FORM

Name : ......................................................

Designation : ......................................................

Department : ......................................................

Organization : .....................................................

Address for Communication:

………………………………………………………………………...

…………………………………………………………………………

………………………………………….PIN. ………………………

E-Mail : ......................................................

Mobile No. : ......................................................

Fee Payment Details:

Draft No: ____________ Date: ________________

Amount: ____________ Bank: ________________

______________________________________

(Accommodation is available on chargeable basis

if requested)

Signature of Signature of Head of the

Candidate Department /Institution

ORGANIZING COMMITTEE

Chief Patrons Lion. Dr.K.S.Rangasamy MJF,Founder & Chairman

Thiru.R.Srinivasan, Managing Trustee

Patron Dr.M.Venkatesan, Principal, KSRIET

Convener Prof.R.Nandakumar, Head/ ECE

Coordinator Mr.G.Gowtham Raj, AP/ECE

Co-coordinators Mr.R.Tamilmani, AP/ECE

Mr.K.Venkatachalam, AP/ECE

RESOURCE PERSONS Mr. Shrikant R. Atkarne, Application Engineer (Microwind) ,

ni logic Pvt. Ltd. (ni2designs), Pune.

For further enquiries and communication

Mr.G.Gowtham Raj

Coordinator, Department of ECE,

KSR Institute for Engineering and Technology,

Tiruchengode - 637215

Ph: 9444931347/8754960004

[email protected]

DD drawn in favor of

“The Principal KSRIET – GENERAL” Payable at Erode

IMPORTANT DATES Registration form along with D.D should reach us on or before: 15.03.2016 Intimation to participant on or before: 16.03.2016

K S R INSTITUTE FOR ENGINEERING AND

TECHNOLOGY, TIRUCHENGODE

One day National level Workshop on

CMOS VLSI DESIGN USING MICROWIND AND

DSCH

GENERATOR

18th March 2016 Organized by

Department of Electronics and Communication

Engineering

In Association with

NI Logic Pvt. Ltd., Pune

K S R INSTITUTE FOR ENGINEERING AND TECHNOLOGY

(Approved by AICTE, New Delhi & Affiliated to Anna University, Chennai)

Tiruchengode – 637 215, Namakkal (Dt.), Phone: 04288-274773 Fax: 04288-274773

Website: www.ksriet.ac.in

Page 2: One day National level Workshop on - ksriet.ac.in · 45 nanometer technology, strained silicon design, 45nm rules & characteristics, ASIC ... Introduction to MICROWIND software &

THE OBJECTIVE This one day workshop is aimed at providing

an exposure to VLSI/ ASIC Design, Deep submicron

CMOS cell design issues, introduction to 45

nanometer technology ASIC design flow using cell

library & rule based design, timing issues, techniques

for improving power consumption and speed,

backend design issues & applications using

Microwind and DSCH.

ABOUT THE INSTITUTION KSR Institute for Engineering and Technology

was established in the year 2011 with aim of creating

student community with a modernized touch of

technology. The institute offers 5 under graduate

programme and 4 post graduate programme. The

institute is functioning in the vast area and is located

about 12 Km from Erode – Tiruchengode state

highway. The college strives to achieve excellence in

the field of engineering by providing latest

technologically upgraded infrastructure. The

institution aims to mold the young minds with

essential life skills as well as enterprise and

employability skills.

ABOUT THE DEPARTMENT The Department of Electronics and

Communication Engineering was established in the

year 2011 with intake 60 initially and extended to

120. The department equips the students with strong

fundamental knowledge and technical skills. The

laboratories are well equipped with state-of-art

facilities to cater the requirements of the industry.

The department has a team of experienced staff

members with various field exposures. Value added

courses in various fields are offered to the students to

improve their career competency.

ABOUT NI LOGIC PVT. LTD. Ni2 Design is a pioneer in the EDA industry. The

company design develops, manufacture and market a

broad range of EDA tools and complete system

solutions targeted at worldwide audience. The Ni2

range of products is developed with customer needs

always in mind and not for the sake of innovation alone.

Stated more plainly, it means that ni2 exists to provide

real solutions for real customer problems that exist in

the real world today. The Ni2 designs are not only the

pioneers in the EDA industry, but are also recognized as

the innovators to bring best methods and technologies

supporting new emerging applications. Our diverse

product portfolio serves applications in

Microelectronics, VLSI, Embedded Systems, DSP,

Power Analysis, Modeling & Simulation, and EM &

Antenna Designs. SCOPE OF THE WORKSHOP This workshop has emphasis to provide a

platform for interaction and to discuss about the recent

advances, new paradigms, technological trends and

challenges in the field of CMOS design and fabrication.

Also this workshop provides an excellent opportunity to

exchange ideas on the topics of importance along with

thought provoking technical sessions like IC designs

and EDA tools, by eminent experts form EDA

companies like Microwind.

REGISTRATION FEES

Category INR (Rs)

UG/PG Students 300

Faculty/Research Scholars 400

Industry Persons 400

No Spot Registration & Registration is restricted to 40 participants only

Registration fee includes kit, Certificate, Working Lunch, Tea & Snacks

COURSE CONTENT CMOS Technology

Recent trends in VLSI Technology

Introduction to CMOS VLSI design and basics design

techniques

Front end and Back end Design Techniques

Fabrication Techniques

Deep-Submicron CMOS cell design issues, introduction to

45 nanometer technology, strained silicon design, 45nm

rules & characteristics, ASIC design flow using cell

library & rule based design, timing issues, techniques for

improving power consumption and speed, backend design

issues & applications

Introduction to MICROWIND software & illustration of

design

Designing and analysis of basics of NMOS and PMOS

transistors

Strong and Weak concept of transistor and Illustration of

why we prefer CMOS technology though we have NMOS

and PMOS?

Practical aspects

Full custom and Semi-custom Design of CMOS Inverter

with Hands on session

W/L ratio and its importance and Sizing factor

Concept: Mobility principle

Electro migration principle

Why size of PMOS transistor is double than NMOS

transistor?

Designing of universal gates and Analysis (Practical

understanding. Why we prefer NAND gate instead of

NOR?)

Practical session using schematic & layout Practical

concepts, and experimentation Digital Design & Analysis

Assignment Session -Complex Inverter design

Designing of Digital and combinational logic designing

Physical layout designing concepts and analysis

Parametric analysis.

Actual implementation of active and passive components

in VLSI designs

Mixed signal simulation

Design of Differential oscillator and finding out

characteristics such as output impedance, CMRR and

Bandwidth


Recommended