+ All Categories
Home > Documents > P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of...

P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of...

Date post: 26-Mar-2015
Category:
Upload: nicholas-kelley
View: 218 times
Download: 4 times
Share this document with a friend
Popular Tags:
35
P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1
Transcript
Page 1: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

P.Rajasekar & C.M.T.KarthigeyanAsst.Professor

SRM University, Kattankulathur

8/22/2011School of Computing, Department of IT 1

Page 2: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

The contents of the slides are solely for the purpose of teaching students at SRM University. All copyrights and Trademarks of organizations/persons apply even if not specified explicitly.

8/22/2011School of Computing, Department of IT 2

Page 3: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

3

Page 4: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Simple computer architecture decomposed into:Datapath for performing operationsControl unit for controlling datapath

operations A datapath is specified by:

A set of registersThe microoperations performed on the data

stored in the registersA control interface

4

Page 5: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Guiding principles for basic datapaths:The set of registers

Collection of individual registers A set of registers with common access resources

called a register file A combination of the above

Microoperation implementation One or more shared resources for implementing

microoperations Buses - shared transfer paths Arithmetic-Logic Unit (ALU) - shared resource for

implementing arithmetic and logic microoperations

Shifter - shared resource for implementing shift microoperations

5

Page 6: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

6

Processor registers & ALU connected through common Processor registers & ALU connected through common busesbuses

Page 7: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Registers in a processor unit can be enclosed within a small memory unit

A small memory when included in a processor unit is scratchpad memory

7

Page 8: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

8

Page 9: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

It is a multi operation, combinational logic digital function

Perform a set of basic arithmetic operations and a set of logic operations

Next slide shows the block diagram of a 4 bit ALU

9

Page 10: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

10

Page 11: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Basic component of the arithmetic section of an ALU is a parallel adder

Parallel adder is constructed with a number of full adder circuits connected in cascade

11

Page 12: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

12

Page 13: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

13

Page 14: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

14

Page 15: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

15

Page 16: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

A status register or flag register (also: condition code register, program status word, PSW, etc.) is a collection of flag bits for a processor

16

Page 17: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

17

Page 18: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

18

Flag Name Description

Z Zero flagIndicates that the result of a arithmetic or logical operation (or, sometimes, a load) was zero.

C Carry flag

Enables numbers larger than a single word to be added/subtracted by carrying a binary digit from a less significant word to the least significant bit of a more significant word as needed. It is also used to extend bit shifts and rotates in a similar manner on many processors (sometimes done via a dedicated X flag).

S / NSign flag / Negative flag

Indicates that the result of a mathematical operation is negative. In some processors, the N and S flags are distinct with different meanings and usage: One indicates whether the last result was negative whereas the other indicates whether a subtraction or addition has taken place.

V / O / W

Overflow flagIndicates that the signed result of an operation is too large to fit in the register width using twos complement representation.

P Parity flagIndicates whether the number of set bits of the last result is odd or even.

Page 19: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

19

Page 20: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

20

Register A

Combinational circuit

Data inputsB

Control variables

Page 21: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

21

Page 22: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

22

Page 23: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Design process is divided into six phases

decomposition of the digital computer into registers which specify the general configuration of the systemspec. of computer instructionsformulation of a timing and control networklisting of register-transfer operations needed to execute all computer instructionsdesign of the processor sectiondesign of the control section

23

Page 24: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Memory address (MAR) & Buffer RegistersUsed to address specific memory locations It is loaded from PC

Program counter (PC)Hold the address of the next instruction to

be read from memory Accumulator Register (A)

Processor register that operates on data previously stored in memory

Instruction Register (IR)Holds the operation code bits of the current

instruction24

Page 25: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Sequence RegisterThis produces the timing signals for the

computer E, F and S Flip flops

Each FF is a one bit registerE FF is an extension of A register(shifting)F FF distinguishes fetch and execute cyclesS FF – start(1) /stop(0)

Input and Output RegistersKB or a printer

25

Page 26: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

26

Page 27: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

27

Page 28: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

The numerical representation of instructions, combined with coding rules and conventions is called an instruction format.Opcodes: numerical codes for control

operations Operands: numerical codes for data objects or

their addresses. Opcodes are few (10-100)

Few bits sufficient. Best if format/length/positions of opcodes fixed in instruction format.

Operand addresses could be as much as 2^32.Need registers and addressing modes to make

it compact 28

Page 29: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

29

Page 30: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

30

AND to A ADD to A STORE in A Increment and skip if Zero(ISZ) Branch Unconditionally(BUN) Branch to Subroutine(BSB)

Page 31: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

31

Page 32: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

32

Page 33: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

Charles H. Roth- Jr., Fundamentals of logic design, Thomson Asia,5th edition-2004 (CH1,CH2,CH3,CH4,CH5,CH6,CH7,CH9,CH11,CH12)

M. Morris Mano, Digital Logic and Computer Design, Prentice Hall of India

Floyd, Digital Fundamentals, Universal Book Stall, 3rd Edition,1986

Morris Mano, Digital Design, Prentice Hall of India, 2nd Edition 1991

Bigell & Donovan, Digital Electronics, Thomson Asia Pvt. Ltd., 4th Edition

8/22/2011School of Computing, Department of IT 33

Page 34: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

1. What is the purpose of ALU?2. Draw the logic diagram of logic circuit.3. What are condition code bits?4. What is the purpose of MBR?5. What is the purpose of Program

Counter?6. What is the purpose of Sequence

Register?7. What is the purpose of Instruction

Register?

8/22/2011School of Computing, Department of IT 34

Page 35: P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur 8/22/2011 School of Computing, Department of IT 1.

8. What are all the types of computer instructions?

9. Give any two memory reference instructions.

10. Give any two register reference instructions.

11. Give any two input output instructions12. What is the purpose of BUN and BSB

instructions?13. What is the purpose of CLA?14. What is the purpose of MAR?

8/22/2011School of Computing, Department of IT 35


Recommended