PRESENTATION TITLE GOES HERE
SNIA SSSI PCIe SSD Committee
14OCT2013
Toll-Free Access Number: 1-866-439-4480 Toll Access Number: 1-212-786-7191 Participant PIN Code: 57236696#
Webex: snia.webex.com
Mtg no: 797 289 257 Password: sssipcie
Agenda
1. Administrative Roll Call; Minutes; Announcements 4:00 – 4:10
2. PCIe Blind Survey Overview Presentation 4:10 – 4:30
3. NVM Programming Presentation 4:30 – 5:25
4. Close Q & A; Opens / AI 5:55 – 5:30
Time: 4:00 – 4:10
Administrative
Roll Call:
Eden Kim, Chair (Calypso)
Paul von Behren (Intel), Don Schoenecker (Agilent), Purush Gupta (Toshiba), David Cordero (Hitachi Data Systems), Jim Ryan (Intel), Alan Arnold (Lenovo), Min jie Chong (Agilent), Paul Wassenberg (Marvell), Tom Coughlin (Coughlin Assoc), Chander Chadha (LSI), Dave Hiatt (SNIA), Ron Emerick (Oracle), Matt Pujol (HDS), Mike Fitzpatrick (Toshiba), Tom West (HyperIO), Arpit Patel
Time: 4:00 – 4:10
Administrative
Time: 4:10 – 4:15
A. Meeting Schedule: Once per month through 2013 Next Mtg: Nov. 11, 2013 – Amber Huffman NVMe protocol and compliance
B. SSSI Work Items – Update from Paul Wassenberg
1. SSS TWG – PTS-E 1.1 released; White Papers published 2. Techdev –
a. WIOCP & Client Composite Workload
b. RTP components: 12Gb/s HBA; PCIe extender boards 3. PCIe SSD Committee – PCIe White Paper published 4. Marketing/Education – SSD Performance Primer White Paper; Tech Notes
5. NVM Programming TWG – new spec 6. SSSI SSD Features Rating Survey – Survey Monkey snia.org/forums/sssi – results at Storage Visions
C. Upcoming Events / Activities 1. SNIA SNW – Long Beach Oct. 15, 2013
2. Storage Visions - Las Vegas, Jan. 5-6, 2013 www.storagevisions.com
PCIe SSD Edge Card Blind Survey
Results
Eden Kim, CEO Calypso Systems, Inc.
Blinded Comparison of Performance
Calypso PCIe SSD Card Blind Survey 5 leading PCIe SSD Edge Cards
Testing to SNIA PTS-E 1.1 and CTS Tests Corner Case Synthetic Tests
Application Workload Tests
Test Platform: Calypso RTP 3.0 Test Software: Calypso CTS 7.0
Test Run Dates: June 1 – Sept 30, 2013
PCIe Blind Survey 2013
" Blind Survey of 5 PCIe SSD Cards by Calypso " Testing to:
1. Synthetic Corner Case – Stress Test FOB to saturation 2. PTS Benchmark tests – Steady state to “well used” use state 3. CTS Workloads – Special PC to “reasonably new” use state
" Ranking & Scores: 1. Rank on Individual Tests & Metrics 2. Scores on Tests and Overall Survey
Sample Pool
Enterprise Class PCIe SSD Edge Cards
PCIe Card Capacity Note
Card 1 602 GB Performance Mode
Card 2 350 GB Performance Mode
Card 3 1,847 GB Performance Mode
Card 4 1,600 GB Performance Mode
Card 5 800 GB RAID x4
Test Plan & Report
Blind Survey Test Plan
Test Phase Description Tests Note
Phase I Synthetic Corner Case WSAT – 6 x 5 = 30 tests
Corner Case Boundary “Saturated” Monotonic PC
Phase II SNIA PTS – Basic PTS Steady State – 7 x 5= 35 Tests
PTS-E 1.0 – “Saturated” WIPC/WDPC
Phase III SNIA PTS - Advanced PTS Steady State – 16 x 5 = 80 Tests
PTS-E 1.1 – “Saturated” WIPC/WDPC
Phase IV Enterprise Workloads User Application State 54 x 3 = 162 Tests
Composite PC Restricted LBA Zones
“Seasoned “ Pre-Conditioning
Blind Survey Report
Release Date Report Type Data Sets Note
October 2013 Full Report Full Comparison Over 250 pages of detailed individual and comparative
reports
Blind Survey 2013 Phase I: WSAT IOPS
WSAT RND 4KiB 100W
Synthetic Stress: WSAT RND 4KiB 100W
Blind Survey 2013
Phase II: Steady State IOPS
RND 4KiB 100R & 100W IOPS v Average and Maximum Response Time
Synthetic Stress: WSAT RND 4KiB 100W
Blind Survey 2013
Phase II: Demand Intensity Response Time Histograms
OLTP RND 8KiB 65:35 RW VOD SEQ 128KiB 90:10 RW
DIRTH: OLTP RND 8KiB 65:35RW
DIRTH: VOD SEQ 128KiB 90:10 RW
Phase IV Tests – Workload Based
Enterprise Application Workload Tests • Selected Workload Access Patterns
• “Seasoned” Pre-conditioning – not FOB, not Saturated
• CTS Enterprise Workloads:
Webservers, Exchange Mail, Media Streaming,
File Servers, Database OLTP, OS paging,
VOD, webserver logs, SQL logs,
Archiving, Medial imaging
Phase IV Tests – Workload Examples
355,582&
174,013&
152,671&
73,975&
68,327&
0&
1&
2&
3&
4&
5&
6&
7&
8&
0&
50,000&
100,000&
150,000&
200,000&
250,000&
300,000&
350,000&
400,000&
0& 5& 10& 15& 20& 25& 30& 35&
ART&(m
Sec)&
IOPS&
T=16&x&Queue&Depth&
Webserver:&25:75&SEQ/RND&J&8KiB&J&95:05&RW&PCIe&A&Webservers&8K&IOPS& PCIe&B&Webservers&8K&IOPS& PCIe&C&Webservers&8K&IOPS& PCIe&D&Webservers&8K&IOPS& PCIe&E&Webservers&8K&IOPS&
PCIe&A&8K&ART& PCIe&B&8K&ART& PCIe&C&8K&ART& PCIe&D&8K&ART& PCIe&E&8K&ART&
C&
D&
B&
A&
E&
Phase IV Tests – Workload Examples
6,378&
2,392&MB/s&
4,611&1,730&MB/s&
3,389&1,272&MB/s&
2,719&1,020&MB/s&
2,264&
850&MB/s&
0&
500&
1000&
1500&
2000&
2500&
3000&
0&
1000&
2000&
3000&
4000&
5000&
6000&
7000&
0& 5& 10& 15& 20& 25& 30& 35&
Throughp
ut&(M
B/sec)&
IOPS&
T=16&x&Queue&Depth&
VOD:&100:0&SEQ/RND&J&512KiB&J&100:0&RW&PCIe&A&VOD&Seq&IOPS& PCIe&B&VOD&Seq&IOPS& PCIe&C&VOD&Seq&IOPS& PCIe&D&VOD&Seq&IOPS& PCIe&E&VOD&Seq&IOPS&PCIe&A&VOD&Seq&TP& PCIe&B&VOD&Seq&TP& PCIe&C&VOD&Seq&TP& PCIe&D&VOD&Seq&TP& PCIe&E&VOD&Seq&TP&
A&
C&
B&
D&
E&
Take-Aways
PCIe SSDs are High Performance
• “IOPS & Bandwidth are easy, Latencies are hard”
• Examination of Response Times & CPU Usage is key
• Be sure to Define the Test Workload
• Use a Standardized & Normalized Test Environment
• Test under all Test and Pre-condition states
• Enterprise Workload tests under Seasoned Use Pre-condition
NVM Programming Model Overview & Request for Input
Paul von Behren, Intel Corp. Co-Chair SNIA NVM Programming TWG
NVM Programming Model Overview & Request for Input
October 14, 2013 Paul von Behren Intel Corporation
Co-chair: NVM SNIA Programming TWG
Purpose and Agenda
Purpose of this preso Goals for NVM Programming Model spec Motivate NVM vendors to participate in future work
Agenda Overview of NVM Programming Model 1.0
93 pages of spec jammed into 5 slides
Benefits of storage industry cooperation influencing the software stack Proposals for future work How to provide input
Goals for NVM Programming Model
Describe extensions allowing software to utilize NVM features These extensions enable software to utilize capabilities of NVM The model provides software developers with cross-platform behavior
for accessing NVM features on multiple devices
The model provides NVM device vendors with a mechanism for enabling use of current and future extensions
Goals for this Presentation
The TWG has asked SNIA to publish the first version of the NVM Programming Model
Kernel and system-call behavior NVM extensions to block stack and new persistent memory (PM) behavior
Refining a plan of work for our next activities Great time to get new ideas from the SNIA SSS community
NVM Programming Model 1.0 overview
Primary goal: stable behavior for developers of NVM-aware software (SW)
SW here includes user space applications and non-driver OS components (e.g., file systems) Aligned with NVM behavior in command sets (SCSI, SAS, NVM Express), but does not compete with these command sets
Describes behavior, but not syntax Allow OS developers to define NVM extension APIs that integrate with related legacy APIs
Model organized into "modes": points of interaction between layers
Two modes each for NVM surfacing block and memory behavior
Block NVM Modes
NVM.FILE mode describes extensions available to applications using native OS files The extensions include atomic write commands and attributes describing device granularities that an application can use to help avoid issues when a write is interrupted by a power failure
NVM.BLOCK mode includes the extensions defined in NVM.FILE also describes a command to mark a range of blocks so other processes see the blocks as unreadable defines extensions related to ATA TRIM (and similar) commands, and EXISTS that returns the status of LBAs
NVM.BLOCK & NVM.FILE modes
Application
PM device PM device PM device. . .
User spaceKernel space
PM-aware file system
NVM PM capable driver
Load/storeNative file API
PM-aware kernel module
PM device
NVM.PM.VOLUME mode
NVM.PM.FILE mode
Persistent Memory Modes
NVM.PM.VOLUME mode defines interfaces allows a file system (or other kernel component) to use PM volumes GET_RANGESET returns information about the devices and physical addresses comprising a volume also defines behavior for sync actions and discard/exists actions (similar to NVM.BLOCK)
NVM.PM.FILE mode defines behavior similar to that for existing memory mapped files adds PM-aware versions of operations to map, synchronize and handle errors in persistent memory
NVM.PM.VOLUME & NVM.PM.FILE modes
Application
PM device PM device PM device. . .
User spaceKernel space
PM-aware file system
NVM PM capable driver
Load/storeNative file API
PM-aware kernel module
PM device
NVM.PM.VOLUME mode
NVM.PM.FILE mode
NVM-vendor-driven work items
Some applications may be willing to add vendor-specific support to quickly access these features
But generally prefer the feature to be supported by the OS and file-systems
OS/FS developers like supporting new device features But prefer to have a generic approach to similar implementations
ATA TRIM is a success story; now widely in use But took a long time to establish
TWG looking for "the next TRIM": e.g. ways that NVM-aware SW can use to take advantage of NVM features
Define a generic approach to promote across software
Proposed Work Items
So far, these work items are derived from Work we chose to treat as "out of scope" in 1.0.0 spec Work we opted to defer while working on 1.0.0 spec Ideas from TWG members on making the model
Last Friday I sent email to TWG members with a description of the proposed work items. Email [email protected] if you need a copy.
Proposed work areas
1. PM Remote access / sharing topics 2. Access hints: behavior to improve caching and tiering logic 3. PM atomics / transactions topics 4. Object store access optimization 5. Management behavior 6. PM and NUMA 7. HW vs. SW function boundaries 8. PM Error Handling Topics 9. Non-cached option for PM 10. Non-sync model for PM 11. Write Ordering Constraints 12. Per-block metadata (e.g. for integrity checking)
Call to action
Have your developers (or application partners) said "it would be much easier if the OS or file system had a way to ____"?
These ____ topics are the types of things the TWG is evaluating for work items
Timeline for new items Provide the TWG with some high level information about the work item by the end of October 2013 (details follow) Work with the TWG to refine the definition and finalize a plan of work by October 12
The process for submitting feedback is different, depending on whether your company has joined the TWG
Companies that have joined the TWG have agreed to SNIA's IP policy relative to the TWG If you are not employed by a TWG member company, you need to agree to the "SNIA Feedback Contribution Agreement"
There's a form where you can consent to the agreement and upload comments
Details on next slides…
How to participate
For employees from companies that have joined the TWG, the best approach is to work directly with the TWG
TWG Members: Calypso Systems, Cisco, Contour Asset Management, Dell, EMC, FalconStor, Fujitsu, Fusion-io, HP, HGST, Hitachi, Huawei, IBM, IDT, Inphi, Intel, Intuitive Cognition Consulting, LSI, Marvell, Micron, Microsoft, NEC, NetApp, OCZ, Oracle, PMC-Sierra, Qlogic, Red Hat, Samsung, SanDisk, Seagate, Sony, Symantec, Tata Consultancy Services, Toshiba, Viking, Virident, VMware You can join the TWG as an individual (see next slide), then send email to [email protected] If you prefer to not join TWG, send email to [email protected]
To join the TWG
1. To get a SNIA login, go here: https://members.snia.org/kmembership_info/person_signup You can skip this step if you already have a login
2. To join the TWG, go here: https://members.snia.org/apps/org/workgroup/nvmptwg/ Click on the “join group” link (under Documents) and fill out the form.
Not with a TWG member company
You can send us proposed work items using the SNIA feedback portal
http://snia.org/feedback In the Document Submitting Feedback against filed, put "NVM Programming Model" You can upload a document using this form
But the best way to assure the work item is understood and addressed is to join the TWG.
For more information
Public page with link to draft spec: http://snia.org/forums/sssi/nvmp TWG home page: https://members.snia.org/apps/org/workgroup/nvmptwg/ Questions/comments: [email protected]
Close
A. Opens? • item
B. Discussion:
• Item
C. Close
Time: 5:15 – 5:30
