+ All Categories
Home > Documents > Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ......

Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ......

Date post: 19-Aug-2018
Category:

Documents
Upload: hoangdan
View: 219 times
Download: 0 times
Download Report this document
Share this document with a friend
34
Think Fast: FPGA Design using C Colin O’Flynn NewAE Technology Inc #eelive
Transcript
Page 1: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Think Fast: FPGA Design using C

Colin O’Flynn

NewAE Technology Inc

#eelive

Page 2: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

This Presentation in 60 Seconds

Page 3: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

This Presentation in 60 Seconds

Page 4: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

This Presentation in 60 Seconds

Page 5: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

About Me

Programmable Logic in Practice (CC Column)

www.ProgrammableLogicInPractice.com (videos, etc)

Currently pursuing PhD, embedded security (power

analysis, clock glitching, etc). See YouTube channel

for cool examples!

http://www.programmablelogicinpractice.com/
Page 6: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

HLS is NOT a way to convert

software blocks to hardware. You

cannot do that and get good results.

No matter what vendors tell you.

Introduction: What is *NOT* High Level Synthesis?

Page 7: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Introduction: What is High Level Synthesis?

• Use C/C++ as HDL-like language

• Ability to compile the C/C++ code to get bit-accurate versions of

code which ‘run’ on your computer (~1000x faster simulations)

• Possible to write C/C++ which can run as both a hardware block via

HLS, or a software block.

• An amazing tool for rapid prototyping

It’s a Design Tool

Page 8: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Introduction: What is High Level Synthesis?

• If using HLS for ‘Protocols’ (e.g. send this, receive that), need to use

special directive to control data clocking

• This is VERY useful as can implement complex state machine in a

few minutes

• Not enough time to explain – see example posted online (link in last

slide) and/or Feb 2014 issue of Circuit Cellar (I’ve got a few copies

with me for you)

Important Information I’m Skipping on Protocol Implementation

Page 9: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

First Steps: Your Interface

Making your First Block

C++ Design

HDL Block

Page 10: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Source: Xilinx UG902

Page 11: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

More Advanced: Zynq / MicroBlaze Integration

Specify an AXI4LITE Interface (other types supported too)

Page 12: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

More Advanced: Zynq / MicroBlaze Integration

Generates a core for XPS

Page 13: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

More Advanced: Zynq / MicroBlaze Integration

These functions were automatically made for me (I just called them)

Page 14: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Next Steps: Working with Fixed-Point Data

Fixed Point Options

Page 15: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Next Steps: Examples of Data Types

Page 16: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Hardware in Use

OpenDAC, 210MSPS DAC(NewAE.com)

OpenADC, 105MSPS ADC(NewAE.com)Spartan6 LX25 Module

(ZTEX.de)

Baseboard (PSU)

Page 17: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Alternate Hardware

Custom ADC/DAC Board

• Spartan 3 Based FPGA Module

• 1x ADC• 1x DAC

Page 18: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Alternate Hardware

Red Pitaya

• Zynq Based!• 2x ADC• 2x DAC

Page 19: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Base Project

• Generates 105 MHz clk

• Outputs clocks to ADC/DAC

– Uses ODDR2 Block for S6

• Links ADC to DAC

Page 20: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Measurement Setup

Using VNWA (Small PC-Based Vector Network Analyzer)

Page 21: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Measurement Setup

Alternate Measurement Setup

Page 22: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

FIR Filter Theory

Filter Equation

1

0

][)(N

k

k knxbny

Page 23: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

FIR Filter Theory

Filter Interpretation

y[2] = b0 * x[2] + b1*x[1] + b3*x[0]

Page 24: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

FIR Filter Theory

Generating Coefficients

e.g. Using MATLAB or arc.id.au/FilterDesign.html

Page 25: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Live Demo Begins Now!

• I’m now going to implement the FIR filter

• Following slides are not used during presentation, but show rough

steps of implementation

Page 26: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

VNA Results – Raw (using LNA Input)

Page 27: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

VNA Results – Raw (using LNA Input)

Page 28: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

VNA Results – After Cheating (Calibration)

Page 29: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Coding the FIR Filter 1/2

Page 30: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Coding the FIR Filter 2/2

Page 31: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Inserting Auto-Generated Code

Page 32: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Inserting the FIR Filter Code & Testing Results

Page 33: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

Done!

• Working demo of implementing an FIR with fixed-point math

• See my YouTube channel for recording of project

Page 34: Think Fast: FPGA Design using C - NewAE … · Think Fast: FPGA Design using C Colin O’Flynn ... Zynq / MicroBlaze Integration ... 105MSPS ADC Spartan6 LX25 Module (NewAE.com)

More Information & Questions

• Check out February 2014 Issue of Circuit Cellar, covers HLS

• www.ProgrammableLogicInPractice.com/?p=87 has examples

• www.ColinOFlynn.com/eelive for material from this presentation

Contact me:

E-Mail: [email protected]

Twitter: colin.oflynn

http://www.programmablelogicinpractice.com/?p=87
http://www.colinoflynn.com/eelive

Recommended
DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

Documents

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

ECE 448 Lecture 5 FPGA Devices & FPGA Design Flow...FPGA Devices & FPGA Design Flow ECE 448 Lecture 5 . 2 ... ECE 448 – FPGA and ASIC Design with VHDL 6 Xilinx " Primary products:

Documents

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

LabVIEWTM FPGA Course Manual Sample · Lesson 4 FPGA I/O LabVIEW FPGA Course Manual 4-2 ni.com A. Introduction Inputs and outputs on FPGA targets allow you to connect the FPGA target

Documents

Diadem - FPGA

Diadem - FPGA

Documents

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Cygnus: GPU meets FPGA for HPC - RIKEN R-CCS · 2020. 2. 27. · FPGA-GPU DMA (FPGA ← GPU) FPGA-GPU DMA (FPGA → GPU) direction via CPU FPGA-GPU DMA GPU→FPGA 17 1.44 FPGA→GPU

Documents

1 FPGA Boards and FPGA-based Supercomputers. 2 ECE 448 FPGA and ASIC Design with VHDL Resources PCI .

1 FPGA Boards and FPGA-based Supercomputers. 2 ECE 448 FPGA and ASIC Design with VHDL Resources PCI .

Documents

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...

Documents

FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

Documents

Development of Virtual FPGA lab and FPGA-based web browser

Development of Virtual FPGA lab and FPGA-based web browser

Documents

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

Lecture FPGA-01 DE0 FPGA Development Board and Quartus II ...ljkau/Course/101/1012/... · Lecture FPGA-01 DE0 FPGA Development Board and Quartus II 9.1 FPGA Design Software Terasic

Documents

FPGA basedSystemDesign+ - Politecnico di Milanohome.deib.polimi.it/.../dida/phd/fpga/...VHDL_V0.pdf · FPGA basedSystemDesign+ VHDL Design Example Behavioral Specification • A

FPGA basedSystemDesign+ - Politecnico di Milanohome.deib.polimi.it/.../dida/phd/fpga/...VHDL_V0.pdf · FPGA basedSystemDesign+ VHDL Design Example Behavioral Specification • A

Documents

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Upgrading to SystemVerilog for FPGA Designs - FPGA Camp Bangalore, 2010

Technology

NewAE Capture Hardware CW1173: ChipWhisperer-Lite€¦ · • The single-board version (NAE-CWLITE & NAE-CWLITE-ARM) is perfect when you don’t expect to connect to external targets,

NewAE Capture Hardware CW1173: ChipWhisperer-Lite€¦ · • The single-board version (NAE-CWLITE & NAE-CWLITE-ARM) is perfect when you don’t expect to connect to external targets,

Documents

Building Multi-Processor FPGA Systems - eLinux.org · Building Multi-Processor FPGA Systems ... SoC/FPGA Hardware Architecture Overview ARM-to-FPGA ... Nios II SBT for Eclipse key

Building Multi-Processor FPGA Systems - eLinux.org · Building Multi-Processor FPGA Systems ... SoC/FPGA Hardware Architecture Overview ARM-to-FPGA ... Nios II SBT for Eclipse key

Documents

System- Realisierung - Support Server · Allegro FPGA System Planner Cadence ORCAD Capture FPGA PCB Tool Cadence Precision RTL FPGA Synthese Mentor Leonardo Spectrum FPGA Synthese

System- Realisierung - Support Server · Allegro FPGA System Planner Cadence ORCAD Capture FPGA PCB Tool Cadence Precision RTL FPGA Synthese Mentor Leonardo Spectrum FPGA Synthese

Documents

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Building Multi-Processor FPGA Systems · FPGA Fabric “Soft Logic” SoC/FPGA Hardware Architecture Overview ARM-to-FPGA Bridges Data Width configurable FPGA 42K Logic Macros Using

Documents

PolarFire® FPGA and PolarFire SoC FPGA Programming User …

PolarFire® FPGA and PolarFire SoC FPGA Programming User …

Documents

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals.

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals.

Documents