+ All Categories
Home > Documents > UNIT 6 CIRCUIT DESIGN - Inahza's Blog · 3/6/2012 · Learning outcomes FOR cmos logic circuit...

UNIT 6 CIRCUIT DESIGN - Inahza's Blog · 3/6/2012 · Learning outcomes FOR cmos logic circuit...

Date post: 23-Apr-2018
Category:
Upload: truongduong
View: 223 times
Download: 3 times
Share this document with a friend
52
UNIT 6 CIRCUIT DESIGN HIERARCHY DESIGN CMOS LOGIC CIRCUIT DESIGN 1 2
Transcript

UNIT 6

CIRCUIT DESIGN

HIERARCHY

DESIGNCMOS LOGIC

CIRCUIT DESIGN

1 2

Learning outcomes

FOR

HIERARCHY DESIGN

Student should be able to:

• Define hierarchy design.

• Explain the levels of hierarchical design.

• Explain examples of circuit design using this approach such as 1-bit full adder design.

Learning outcomes

FOR

cmos logic circuit

design

Student should be able to:• Explain how NMOS and PMOS transistors function as

switches for logic 0 and logic 1.

• Explain CMOS inverter circuits.

• Explain CMOS transmission gate circuits.

• Construct CMOS multi-input NAND gate.

• Construct CMOS multi-input NOR gate.

• Construct any combinational logic gate.

DEFINITION OF

HIERARCHY DESIGN

• Hierarchy design is technique involves dividing a module into sub-modules and then repeating this operation on the sub-modules until the complexity of the smaller parts becomes manageable.

• This approach is very similar to the software case where large programs are split into smaller and smaller sections until simple subroutines, with well-defined functions and interfaces, can be written.

Source : http://lsmwww.epfl.ch/Education/former/2002-2003/VLSIDesign/ch01/ch01.html#1.3

DEFINITION OF

HIERARCHY DESIGN

Source : http://lsmwww.epfl.ch/Education/former/2002-2003/VLSIDesign/ch01/ch01.html#1.3

Figure showing the structural decomposition of a CMOS four-bit adder into its components. The adder can be decomposed progressively into one- bit adders, separate carry and sum circuits, and finally, into individual logic gates.

Advantage of

HIERARCHY DESIGN

• A clean hierarchical organization makes all phases of design easier. If each level of the hierarchy has obvious functionality and aggregates only those components that pertain (berkaitan) to that hierarchical level, then the circuit is easier to understand.

• With a good hierarchy, simulation can be done effectively by completely testing each level of the hierarchy starting at the bottom.

Source : http://www.rulabinsky.com/cavd/text/chap01-2.html

Techniques in

HIERARCHY DESIGN

• Two types:• Top down

– from high-level description to layout

– high level functions are defined first, and the lower level implementation details are filled in later.

• Bottom up – from cells to blocks to systems

Source : http://www.rulabinsky.com/cavd/text/chap01-2.html

The top level block represents the entire chip.The next lower level blocks also represent the entire chipbut divided into the major function blocks of the chip.Intermediate level blocks divide the functionality into moremanageable pieces.The bottom level contains only gates and macrofunctions.

http://www.askkia.com/articles/how-to-create-a-single-bit-full-adder.html

Example : 1-bit full adder

1-bit full adder (transistor level)How to generate transistor-level schematic?

http://www.askkia.com/articles/how-to-create-a-single-bit-full-adder.html

http://www.askkia.com/articles/how-to-create-a-single-bit-full-adder.html

1-bit full adder (gate level)How to generate gate-level schematic?

1-bit full adder (RTL level)

entity BIT_ADDER is

port( A, B, CARRY_IN : in bit;

SUM, CARRY_OUT : out bit );

end entity BIT_ADDER;

architecture BHV of BIT_ADDER is

begin

SUM <= (A xor B xor CARRY_IN);

CARRY_OUT <= (A and B) or (A and CARRY_IN);

end architecture BHV;

http://www.abramovbenjamin.net/labs/adder_sim.html

How to generate RTL-level schematic?

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

users.ece.utexas.edu/~adnan/vlsi-05-backup/lec3Mos.ppt

users.ece.utexas.edu/~adnan/vlsi-05-backup/lec3Mos.ppt

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://en.wikipedia.org/wiki/MOSFET

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

http://jjackson.eng.ua.edu/courses/ece380/lectures/lect13-6.pdf

CMOS CIRCUIT FROM BOOLEAN

FUNCTION

http://www.ittc.ku.edu/~jstiles/312/handouts/section_10_3_CMOS_Logic_Gate_Circuits_package.pdf

CMOS CIRCUIT FROM BOOLEAN

FUNCTION

PMOS

+ : parallel

: series

CMOS CIRCUIT FROM BOOLEAN

FUNCTION

http://www.ittc.ku.edu/~jstiles/312/handouts/section_10_3_CMOS_Logic_Gate_Circuits_package.pdf

NMOS

CMOS CIRCUIT FROM BOOLEAN

FUNCTION

EXERCISE

1. Draw the schematic of CMOS static logic

circuit for the following equation.

i.

ii.

iii.

ASSIGNMENT 21. Draw the schematic based on the CMOS transistor which can

implement the logic equation as below:

2. Determine the schematic diagram based on the CMOS

transistor that can implement the logic equation as below:

3. Determine the schematic diagram based on the CMOS

transistor that can implement the logic equation as below:

i.

ii.INDIVIDUALLY.

DUE DATE :

2 WEEKS FROM NOW

IN HANDWRITING


Recommended