+ All Categories
Home > Documents > VLSI Design - Unit I

VLSI Design - Unit I

Date post: 08-Apr-2018
Category:
Upload: shrujan-kalkura
View: 223 times
Download: 0 times
Share this document with a friend

of 55

Transcript
  • 8/7/2019 VLSI Design - Unit I

    1/55

    Basic MOS Transistor

    Unit I

  • 8/7/2019 VLSI Design - Unit I

    2/55

    Basic MOS Transistor

    Its just a repetition of what we had in the third

    semester (Electron Devices) But

    With simple additions needed exclusively (!?) for

    VLSI design

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    3/55

    A Transistor,

    Well it is a three terminal device

    The third extra terminal is far more important than the 2 terminal

    device (diode)

    The 3rd terminal is helpful in creating a controlled source

    The concept is the usage of voltage between the two terminals to

    control the current flowing in the third terminal

    This is the basis for amplifierdesign (?!)

    The second most important application is that the current in the

    third terminal can be made to vary from zero to maximum value

    This makes the transistor to act as a switch

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    4/55

    An amplifier& a switch

    We will discuss this later

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    5/55

    MOSFET

    There are two types of MOSFETs

    Enhancement type MOSFET and Depletion typeMOSFET

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    6/55

    MOSFET Enhancement type

    There are 2 types of Enhancement type MOSFETs

    n-type and p-type Accordingly it is referred as nMOS and pMOS

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    7/55

    Enhancement type - Structure

    NMOS transistor is built on a p type substrate

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    8/55

    Enhancement type - Structure

    Due to this construction, MOSFET is also referred

    to as IGFET Insulated Gate Field EffectTransistor

    The oxide layer between the Gate and the

    substrate makes the input current extremely

    small of the order of femto Amperes

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    9/55

    Enhancement type - Structure

    Looking at the structure again, we see that the

    body (substrate) forms pn junction with sourceas well as with the drain

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    10/55

    Enhancement type - Structure

    The pn junctions formed can be eliminated by

    simply connecting source (S) with body (B)

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    11/55

    Enhancement type - Symbol

    We had it already

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    12/55

    Enhancement type Operation

    With no Gate voltage, VGS = 0 & Drain and Source

    grounded

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    13/55

    Enhancement type Operation

    The pn junctions formed prevent the current

    conduction from source to drain The resistance offered is too high in the order of

    tera ohm

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    14/55

    Enhancement type Operation

    With Gate voltage applied (VGS = some value)

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    15/55

    The threshold value

    Increasing VGS above a certain value

    To effect the formation of channel betweensource and drain, VGS has to increased beyond a

    certain amount called threshold value (Vt)

    Note: Formation of channel here refers to

    sufficient number of electrons getting

    accumulated and remember no actual current

    flow exists

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    16/55

    Enhancement type Operation

    Applying a small voltage between Drain and

    Source (VDS)

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    17/55

    Current flow

    The Voltage between drain and the source (VDS)

    drifts the electrons from the drain to the source For this to happen, channel has to be created

    which is taken care by the Gate to Source voltage

    (VGS) being greater than the threshold voltage

    (Vt), often referred to as over-drive voltage oreffective voltage

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    18/55

    Current flow

    Suppose that the voltage between drain and

    source (VDS) is low in the order of, say, few tensof mV

    This causes drain current (ID) to flow from Drain

    to Source (opposite to the actual flow of

    electrons)

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    19/55

    Current flow

    Drain current ID is dependent on VDS, as is must

    be the case An important thing to note here is that Gate to

    Source Voltage (VGS) plays an important role in

    deciding the magnitude of drain current flowing

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    20/55

    Current flow

    The current ID is dependent on VDS, as is must

    be the case An important thing to note here is that Gate to

    Source Voltage (VGS) plays an important role in

    deciding the magnitude of drain current flowing

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    21/55

    Current flow

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    22/55

    Current flow

    We can conclude that, for current to flow

    through the channel, First, the channel has to be induced,

    accomplished by over drive voltage

    Thus increasing the voltage above the threshold

    voltage enhances the voltage, hence

    enhancement type mosfet

    Also, note that drain current is proportional to

    over drive voltage and gate to source voltageS. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    23/55

    Problem

    Calculate from the above figure used for

    illustration, the slope offered by thecharacteristics for four values shown

    Comment on the characteristics

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    24/55

    Enhancement type With increased VDS

    Carefully note down what happens to MOSFETs

    conduction Before that, let us do some work with respect to

    voltages between the terminals of the device

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    25/55

    Enhancement type With increased VDS

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    26/55

    iD vDS characteristics

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    27/55

    iD vDS characteristics - Derivation

    The derivation can be better understood and

    carried out with the understanding of theconstruction, we had earlier

    We know, vGS is applied between Gate and

    Source, and this vGS should be greater Vt

    Also vDS is applied between Drain and Source

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    28/55

    iD vDS characteristics - Derivation

    Considering operation in the triode region, we

    have, vGS > Vt and vDS < vGS Vt

    These are the voltage levels at the terminals

    Before going into the actual derivation, let us

    refresh our basics slightly and then concentrate

    on the drain current expression

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    29/55

    Some basics before movingon

    The capacitive effect of the MOSFET is due to the

    gate oxide whose thickness is given by tox If the capacitance per unit gate area is given as

    Cox, then

    Where, is the permittivity of the silicon oxide

    S. B. Sivasubramaniyan MSEC, Chennai

    oxox

    ox

    Ct

    I!

    oxI

    03.9oxI I 12 113.9 8.854 10 3.45 10 /F m ! !

  • 8/7/2019 VLSI Design - Unit I

    30/55

    Some basics before movingon

    S. B. Sivasubramaniyan MSEC, Chennai

    The oxide thickness is determined by the

    process technology. Typical values (as far as, the scope of the

    paper is concerned) are

    32

    10 , 3.45 10 /ox oxt nm C F m! !

    23.45 / fF mQ!

  • 8/7/2019 VLSI Design - Unit I

    31/55

    Some basics before movingon

    S. B. Sivasubramaniyan MSEC, Chennai

    Charge = (Capacitance) (Voltage)

  • 8/7/2019 VLSI Design - Unit I

    32/55

    iD vDS characteristics - Derivation

    S. B. Sivasubramaniyan MSEC, Chennai

    Consider the gate oxide as shown

  • 8/7/2019 VLSI Design - Unit I

    33/55

  • 8/7/2019 VLSI Design - Unit I

    34/55

    Problem

    S. B. Sivasubramaniyan MSEC, Chennai

    For a process technology defined as

    Determine, (i)

    (ii) For a MOSFET with (W/L) = 8Qm/0.8Qm,determine vGS and vDSmin needed to operate the

    transistor in the saturation region with a dc current ofID = 100 QA

    (iii) For the same device, find vGS required to make it

    work as a 1000 ; resistor for very small vDS

    2

    0.4 , 8 , 450 / . , 0.7ox n t L m t nm cm V s V V Q Q! ! ! !,o x nk d

  • 8/7/2019 VLSI Design - Unit I

    35/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    (i)ox

    C11

    9

    (3.45)10

    (8)1

    0

    ! 3 24.32 10 /F m!

    3 12 12 24.32 10 10 / 10F m ! 15 24.32 10 /F mQ!

    n

    k dn ox

    CQ! 2 2450 / . 4.32 /cm V s fF mQ!

    24.32 /fF mQ!

    8 2 2450 10 / . 4.32 /m V s fF mQ Q!

    8 2 15 2450 10 / . 4.32 10 /m V s F mQ Q!

    ox

    oxt

    I!

    6194 10 / . F V s! 194 / . F V sQ! 2194 /A VQ!

  • 8/7/2019 VLSI Design - Unit I

    36/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    (ii) For transistor operating in the saturation region, iD

    is given by

    Given,

    To find,

    For a transistor with,

    Substituting, we get

    21

    2D n GS t

    Wi k v V

    Ld!

    100D

    i AQ!

    min,GS DSv v 8

    0.8

    W m

    L m

    QQ

    !

    22 21 8

    100 194 / 0.72

    0.8

    GS

    mA A V v V

    m

    QQ Q

    Q

    !

  • 8/7/2019 VLSI Design - Unit I

    37/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    Solving, we get

    We know,

    (iii) MOSFET with very small, acts in the triode

    region The expression for current is given by,

    0.7 0.32GSv ! 1.02GSv V !

    ,minDS GS t v v V! ,min 1.02 0.7 0.32DSv V ! !

    DSv

    21

    2D n GS t DS DS

    Wi k v V v v

    Ld!

  • 8/7/2019 VLSI Design - Unit I

    38/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    being small, the term can be omitted

    The expression then becomes

    Resistance (drain to source) is given as 1000 W, for

    which the operating is to be determined

    From the approximated expression for current, thedrain to source resistance is given as

    DSv

    D n GS t DSW

    i k v V vL

    d!

    21

    2DSv

    GSv

    DSDS

    D

    vr

    i!

    1

    n GS t

    Wk v V

    L

    !

    d 2

    11000

    8194 / 0.7

    0.8GS

    mA V v V

    m

    QQ

    Q

    !

    1.22GS

    v V !

  • 8/7/2019 VLSI Design - Unit I

    39/55

    Problem

    S. B. Sivasubramaniyan MSEC, Chennai

    For a 0.8 Qm process technology for whichand , find , and the over-

    drive voltage , required to operate a

    transistor having in saturation with

    What is the minimum value of needed?

    15oxt nm!2550 / .n cm V sQ ! oxC

    nk d

    OV GS tV V V! / 20W L ! 20 .

    DI mA!

    DSv

  • 8/7/2019 VLSI Design - Unit I

    40/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    oxC

    11

    9

    (3.45)10

    (15)10

    ! 3 22.3 10 /F m!

    nk d n oxQ! 2 2550 / . 2.3 /cm V s fF mQ!

    22.3 /fF mQ!

    8 2 2550 10 / . 2.3 /m V s fF mQ Q!

    8 2 15 2

    550 10 / . 2.3 10 /m V s F mQ Q

    !

    ox

    oxt

    I!

    6126.5 10 / . F V s! 126.5 / .F V sQ! 2

    126.5 /A VQ!

  • 8/7/2019 VLSI Design - Unit I

    41/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    (ii) For transistor operating in the saturation region, iD

    is given by

    Given,

    To find,

    For a transistor with,

    Substituting, we get

    21

    2D n GS t

    Wi k v V

    Ld!

    0.2D

    i mA!

    OV GS tV v V! 20

    W

    L!

    23 2 21

    0.2 10 126.5 / 202

    GS tA V v V VQ

    !

  • 8/7/2019 VLSI Design - Unit I

    42/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    Solving, we get

    We know, 0.3975GS tv V ! 0.3975OVv V !

    ,minDS GS t v v V! ,min 0.3975DSv V !

  • 8/7/2019 VLSI Design - Unit I

    43/55

    Problem

    S. B. Sivasubramaniyan MSEC, Chennai

    Use the expression for operation in the triode region

    to show that an n-channel MOSFET operated in

    saturation with an overdrive voltage and

    having a small across it behaves approximately

    as a linear resistance ,

    Calculate the value of obtained for a device

    having & when operated

    with an overdrive voltage of 0.5V

    OV GS tV V V!

    DSv

    DSr

    DSr2

    100 /nk A VQd! / 10W L !

    1 /DS n OV

    Wr k V

    L

    d!

  • 8/7/2019 VLSI Design - Unit I

    44/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    MOSFET with very small, acts in the triode

    region

    The expression for current is given by,

    , being small, the term can be omitted The expression then becomes

    DSv

    21

    2D n GS t DS DS

    Wi k v V v v

    Ld!

    DSv

    21

    2 DSv

    D n GS t DSW

    i k v V vL

    d!

  • 8/7/2019 VLSI Design - Unit I

    45/55

    Solution

    S. B. Sivasubramaniyan MSEC, Chennai

    From the approximated expression for current, the

    drain to source resistance is given as

    DSDS

    D

    vr

    i!

    1

    n GS t

    Wk v V

    L

    !d

    2

    1

    100 / 10DS

    GS t

    r A V v V V Q

    !

    2DSr k ! ;

    21

    100 / 10DSOV

    r A V V V Q ! 21

    100 / 10 0.5DSr A V V Q !

  • 8/7/2019 VLSI Design - Unit I

    46/55

    So far, everything look perfect,

    But practically, something else happens

    The MOSFET which we discussed, has promisedto be perfect with infinite input impedance and

    also infinite output impedance

    Input impedance is infinite (gate currentbeing

    approximatelyzero), even though appearsimpractical can be considered to be infinite

    But the case of output impedance is shaky

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    47/55

    Finite output resistance

    But in practice, something else happens

    The MOSFET which we discussed, has promisedto be perfect with infinite input impedance and

    also infinite output impedance

    Input impedance is infinite (gate currentbeing

    approximatelyzero)

    But the case of output impedance is shaky

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    48/55

    Output impedance

    Increasing vDS causes the channel to be pinched

    off This causes the current to attain the saturation

    value

    That is, iD is independent of the applied vDS

    In practice, any increase in vDS about this

    saturation value decreases the channel in such a

    way that the pinch off pointmove towards

    sourceS. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    49/55

    To make it clear

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    50/55

    Characteristics

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    51/55

    Accounting dependence of iD on vDS

    We have to replace L by (L in the current

    equation The current equation is given by

    Now, a simple mathematical treatment,

    S. B. Sivasubramaniyan MSEC, Chennai

    21

    2D n GS t

    Wi k v V

    Ld!

    21

    2D n GS t

    Wi k v V

    L Ld !

    (

    21 1

    21

    D n GS t

    Wi k v V

    LL

    L

    d ! (

    21

    12

    D n GS t

    W Li k v V

    L L

    ( d !

    , 1L

    takingL

    (=

  • 8/7/2019 VLSI Design - Unit I

    52/55

    Accounting dependence of iD on vDS

    Now, assuming,

    Substituting, in the current equation, we get,

    S. B. Sivasubramaniyan MSEC, Chennai

    DSL vE( DSL vPd ( !

    21

    12

    DSD n GS t

    vWi k v V

    L L

    Pd d !

    21

    12

    D n DS GS t

    Wi k v v V

    LPd ! ,taking

    L

    PP

    d!

  • 8/7/2019 VLSI Design - Unit I

    53/55

    Accounting dependence of iD on vDS

    P is the process technology parameter with the

    dimensions of (?!) In terms ofP, the drain current equation can be

    given as

    S. B. Sivasubramaniyan MSEC, Chennai

    211

    2D n GS t DS

    Wi k v V v

    LPd!

    1

    V

  • 8/7/2019 VLSI Design - Unit I

    54/55

    Coming back to characteristics again,

    S. B. Sivasubramaniyan MSEC, Chennai

  • 8/7/2019 VLSI Design - Unit I

    55/55

    Finite output resistance

    From the previous discussion, we infer that the

    MOSFET has finite output resistance given by

    Simplifying , we get

    S B Sivasubramaniyan MSEC Chennai

    1

    D

    o

    DS

    ir

    v

    x

    ! x

    1

    2

    2

    no GS t

    k Wr v V

    LP

    d !

    1

    o

    D

    rIP

    ! Ao

    D

    Vr

    I !


Recommended