1. VHDL Code For Half Adder By Data Flow Modellinglibrary ieee;

use ieee.std_logic_1164.all;

entity half_adder is

port(a,b: in bit;s,c: out bit);

end half_adder;

architecture half_adder of half_adder is

begin

s