Digital Fundamentals

FloydFloydDigital Fundamentals, 9/eDigital Fundamentals, 9/e

Copyright ©2006 by Pearson Education, Inc.Copyright ©2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458Upper Saddle River, New Jersey 07458

All rights reserved.All rights reserved.

Slide 1

Digital FundamentalsDigital Fundamentals

CHAPTER 7CHAPTER 7Latches, Flip-Flops and TimersLatches, Flip-Flops and Timers




Slide 2

Latches Latches




Slide 3

LatchesLatches

• S-R (Set-Reset) latchS-R (Set-Reset) latch

• Gated S-R latchGated S-R latch

• Gated D latchGated D latch




Slide 4

LatchesLatches

• S-R latchS-R latch




Slide 5

LatchesLatches

• S-R latchS-R latch




Slide 6

LatchesLatches

• Gated S-R latchGated S-R latch




Slide 7

LatchesLatches

• Gated D latchGated D latch




Slide 8

Edge-Triggered Flip-Flops Edge-Triggered Flip-Flops




Slide 9

Edge-Triggered Flip-FlopsEdge-Triggered Flip-Flops

• Edge-triggered S-R flip-flopEdge-triggered S-R flip-flop

• Edge-triggered D flip-flopEdge-triggered D flip-flop

• Edge-triggered J-K flip-flopEdge-triggered J-K flip-flop




Slide 10


• Edge-triggered S-R flip-flopEdge-triggered S-R flip-flop

WaveformsWaveforms




Slide 11


• Edge-triggered Edge-triggered S-R flip-flopS-R flip-flop




Slide 12



WaveformsWaveforms




Slide 13






Slide 14



WaveformsWaveforms




Slide 15






Slide 16

Flip-Flop Operating Characteristics Flip-Flop Operating Characteristics




Slide 17

Flip-Flop Operating CharacteristicsFlip-Flop Operating Characteristics

• Propagation delay timesPropagation delay times

• Set-up timeSet-up time

• Hold timeHold time

• Maximum clock frequencyMaximum clock frequency

• Pulse widthsPulse widths

• Power dissipationPower dissipation




Slide 18

Flip-Flop Applications Flip-Flop Applications




Slide 19

Flip-Flop ApplicationsFlip-Flop Applications

• Parallel data storageParallel data storage

• Frequency divisionFrequency division

• CountingCounting




Slide 20


• Parallel data storageParallel data storage




Slide 21


• Frequency divisionFrequency division




Slide 22


• CountingCounting




Slide 23

One-Shots One-Shots




Slide 24

One-ShotsOne-Shots

• Nonretriggerable one-shotNonretriggerable one-shot

• Regriggerable one-shotRegriggerable one-shot




Slide 25

One-ShotsOne-Shots





Slide 26

One-ShotsOne-Shots





Slide 27

One-ShotsOne-Shots





Slide 28

One-ShotsOne-Shots





Slide 29

The 555 Timer The 555 Timer




Slide 30

The 555 TimerThe 555 Timer

• Monostable (one-shot) operationMonostable (one-shot) operation• Astable operationAstable operation




Slide 31


• Monostable (one-shot) operationMonostable (one-shot) operation

ttww=1.1R=1.1R11CC11




Slide 32


• Astable operationAstable operation




Slide 33

CPLD Macrocells (Altera or Xilinx) CPLD Macrocells (Altera or Xilinx)




Slide 34

CPLD Macrocells (Altera or Xilinx)CPLD Macrocells (Altera or Xilinx)

• The Altera MAX 7000 macrocellThe Altera MAX 7000 macrocell

• The Xilinx CoolRunner-II macrocellThe Xilinx CoolRunner-II macrocell

Date post:	11-Jan-2016
Category:	Documents
Upload:	halona
View:	27 times
Download:	0 times

Digital Fundamentals

Documents