1
• In this lecture, we will go over examples of VHDL in comparison to SystemVerilog
• Examples taken from Ch. 4 of the Harris & Harris book 2nd Edition (recommended but not required book for this class)
VHDL
2
Modules and Assign Statements
Slide derived from Harris & Harris book
3
Conditional Assignment
Slide derived from Harris & Harris book
4
More Assign Statements
Slide derived from Harris & Harris book
5
Operators
Slide derived from Harris & Harris book
6
Numbers
Slide derived from Harris & Harris book
7
Bit Manipulations
Slide derived from Harris & Harris book
8
Module Instantiations
Slide derived from Harris & Harris book
9
Module Instantiations
Slide derived from Harris & Harris book
10
Register
Slide derived from Harris & Harris book
11
Resettable Register
Slide derived from Harris & Harris book
12
Resettable Enabled Register
Slide derived from Harris & Harris book
13
Multiple Registers
Slide derived from Harris & Harris book
14
Always Comb
Slide derived from Harris & Harris book
15
Case Statement
Slide derived from Harris & Harris book
16
Case Statement
Slide derived from Harris & Harris book
17
More If-Then-Else
Slide derived from Harris & Harris book
18
Casez Statement
Slide derived from Harris & Harris book
19
Blocking vs. Non-Blocking
Slide derived from Harris & Harris book
20
Finite State Machine
Slide derived from Harris & Harris book
21
Parameterized Modules
Slide derived from Harris & Harris book
22
Parameterized Modules
Slide derived from Harris & Harris book
